Home
last modified time | relevance | path

Searched refs:MIPS_INT_MASK_4 (Results 1 – 25 of 31) sorted by relevance

12

/netbsd-src/sys/arch/arc/arc/
H A Dc_magnum.c80 MIPS_INT_MASK_4,
114 return MIPS_INT_MASK_4; /* Keep clock interrupts enabled */ in timer_magnum_intr()
179 out32(R4030_SYS_EXT_IMASK, cpu_int_mask & (~MIPS_INT_MASK_4 >> 10)); in c_magnum_set_intr()
/netbsd-src/sys/arch/ews4800mips/ews4800mips/
H A Dtr2_intr.c61 | MIPS_INT_MASK_4,
65 | MIPS_INT_MASK_4
166 if (ipending & MIPS_INT_MASK_4) { /* KBD, MOUSE, SERIAL */ in tr2_intr()
H A Dtr2a_intr.c195 if ((ipending & MIPS_INT_MASK_4) && (intc_cause & INTC_INT4)) { in tr2a_intr()
/netbsd-src/sys/arch/evbmips/gdium/
H A Dgdium_intr.c153 MIPS_INT_MASK_4,
160 MIPS_INT_MASK_4 |
310 if ((ipending & (MIPS_INT_MASK_4 << level)) == 0) in evbmips_iointr()
/netbsd-src/sys/arch/newsmips/newsmips/
H A Dnews3400.c122 if (ipending & MIPS_INT_MASK_4) { in news3400_intr()
229 if ((cause & MIPS_INT_MASK_4) != 0) { in news3400_badaddr()
H A Dnews4000.c110 if (ipending & MIPS_INT_MASK_4) { in news4000_intr()
H A Dnews5000.c131 if (ipending & MIPS_INT_MASK_4) { in news5000_intr()
/netbsd-src/sys/arch/evbmips/loongson/
H A Dyeeloong_machdep.c180 .bonito_mips_intr = MIPS_INT_MASK_4,
201 .bonito_mips_intr = MIPS_INT_MASK_4,
222 .bonito_mips_intr = MIPS_INT_MASK_4,
H A Dloongson_intr.c83 MIPS_INT_MASK_4,
90 MIPS_INT_MASK_4 |
H A Dgdium_machdep.c76 .bonito_mips_intr = MIPS_INT_MASK_4,
/netbsd-src/sys/arch/hpcmips/tx/
H A Dtx39icu.c92 | MIPS_INT_MASK_4,
95 | MIPS_INT_MASK_4,
334 if (!(ipending & MIPS_INT_MASK_4) && in TX_INTR()
345 if (ipending & MIPS_INT_MASK_4) { in TX_INTR()
/netbsd-src/sys/arch/evbmips/ingenic/
H A Dintr.c74 MIPS_INT_MASK_4 |
82 MIPS_INT_MASK_4 |
/netbsd-src/sys/arch/mipsco/include/
H A Dintr.h52 #define MIPS_INT_MASK_SPL4 (MIPS_INT_MASK_4|MIPS_INT_MASK_SPL3)
/netbsd-src/sys/arch/pmax/pmax/
H A Dinterrupt.c97 MIPS_INT_MASK_3|MIPS_INT_MASK_4)) { in cpu_intr()
H A Ddec_3100.c217 if (ipending & MIPS_INT_MASK_4) { in dec_3100_intr()
H A Ddec_5100.c160 if (ipending & MIPS_INT_MASK_4) { in dec_5100_intr()
H A Ddec_maxine.c340 if (ipending & MIPS_INT_MASK_4) in dec_maxine_intr()
H A Ddec_3maxplus.c351 if (ipending & MIPS_INT_MASK_4) in dec_3maxplus_intr()
H A Ddec_3min.c325 if (ipending & MIPS_INT_MASK_4) in dec_3min_intr()
/netbsd-src/sys/arch/algor/algor/
H A Dalgor_intr.c142 MIPS_INT_MASK_3|MIPS_INT_MASK_4)) { in cpu_intr()
/netbsd-src/sys/arch/mipsco/mipsco/
H A Dmips_3x30.c100 HANDLE_INTR(SYS_INTR_FDC, MIPS_INT_MASK_4); in pizazz_intr()
/netbsd-src/sys/arch/sgimips/sgimips/
H A Dcpu.c127 if (pending & MIPS_INT_MASK_4) { in cpu_intr()
H A Dmachdep.c136 [IPL_SCHED] = MIPS_INT_MASK_4|MIPS_INT_MASK_2|
145 [IPL_SCHED] = MIPS_INT_MASK_4|MIPS_INT_MASK_3|MIPS_INT_MASK_2|
/netbsd-src/sys/arch/mips/atheros/
H A Dar7100.c90 MIPS_INT_MASK_4, /* MISC (UART0/1) */
H A Dar9344.c381 MIPS_INT_MASK_4, /* MISC */

12