Home
last modified time | relevance | path

Searched refs:LegalOperations (Results 1 – 7 of 7) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp149 bool LegalOperations = false; member in __anon58e6a55b0111::DAGCombiner
327 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits()
765 return TLI.isOperationLegalOrCustom(Opcode, VT, LegalOperations); in hasOperation()
1161 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits()
1180 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedVectorElts()
1279 if (!LegalOperations) in PromoteIntBinOp()
1347 if (!LegalOperations) in PromoteIntShiftOp()
1396 if (!LegalOperations) in PromoteExtend()
1424 if (!LegalOperations) in PromoteLoad()
1507 LegalOperations = Level >= AfterLegalizeVectorOps; in Run()
[all …]
H A DTargetLowering.cpp1898 if (!TLO.LegalOperations() || isOperationLegal(Opc, VT)) in SimplifyDemandedBits()
1936 if (!TLO.LegalOperations() || isOperationLegal(Opc, VT)) in SimplifyDemandedBits()
1960 if (!TLO.LegalOperations() || isOperationLegal(Opc, VT)) in SimplifyDemandedBits()
2121 if (!TLO.LegalOperations() && !VT.isVector() && !SrcVT.isVector() && in SimplifyDemandedBits()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.h163 bool LegalOperations, bool ForCodeSize,
H A DAMDGPUISelLowering.cpp816 SDValue Op, SelectionDAG &DAG, bool LegalOperations, bool ForCodeSize, in getNegatedExpression() argument
831 return TargetLowering::getNegatedExpression(Op, DAG, LegalOperations, in getNegatedExpression()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86ISelLowering.h974 bool LegalOperations, bool ForCodeSize,
H A DX86ISelLowering.cpp47046 bool LegalOperations = !DCI.isBeforeLegalizeOps(); in combineFneg() local
47048 TLI.getNegatedExpression(Arg, DAG, LegalOperations, CodeSize)) in combineFneg()
47055 bool LegalOperations, in getNegatedExpression() argument
47093 Op.getOperand(i), DAG, LegalOperations, ForCodeSize, Depth + 1); in getNegatedExpression()
47111 getNegatedExpression(Op.getOperand(0), DAG, LegalOperations, in getNegatedExpression()
47117 return TargetLowering::getNegatedExpression(Op, DAG, LegalOperations, in getNegatedExpression()
48058 bool LegalOperations = !DCI.isBeforeLegalizeOps(); in combineFMA() local
48059 if (SDValue NegV = TLI.getCheaperNegatedExpression(V, DAG, LegalOperations, in combineFMA()
48070 Vec, DAG, LegalOperations, CodeSize)) { in combineFMA()
48113 bool LegalOperations = !DCI.isBeforeLegalizeOps(); in combineFMADDSUB() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetLowering.h3275 bool LegalOperations() const { return LegalOps; } in LegalOperations() function