| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86LegalizerInfo.cpp | 111 setAction({G_IMPLICIT_DEF, Ty}, Legal); in setLegalizerInfo32bit()
114 setAction({G_PHI, Ty}, Legal); in setLegalizerInfo32bit()
118 setAction({BinOp, Ty}, Legal); in setLegalizerInfo32bit()
121 setAction({Op, s32}, Legal); in setLegalizerInfo32bit()
122 setAction({Op, 1, s1}, Legal); in setLegalizerInfo32bit()
127 setAction({MemOp, Ty}, Legal); in setLegalizerInfo32bit()
130 setAction({MemOp, 1, p0}, Legal); in setLegalizerInfo32bit()
134 setAction({G_FRAME_INDEX, p0}, Legal); in setLegalizerInfo32bit()
135 setAction({G_GLOBAL_VALUE, p0}, Legal); in setLegalizerInfo32bit()
137 setAction({G_PTR_ADD, p0}, Legal); in setLegalizerInfo32bit()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerInfo.cpp | 47 case Legal: in operator <<()
108 case Legal: in hasNoSimpleLoops()
126 if (Rule.getAction() == Custom || Rule.getAction() == Legal) in mutationIsSane()
263 setScalarAction(TargetOpcode::G_ANYEXT, 1, {{1, Legal}}); in LegalizerInfo()
264 setScalarAction(TargetOpcode::G_ZEXT, 1, {{1, Legal}}); in LegalizerInfo()
265 setScalarAction(TargetOpcode::G_SEXT, 1, {{1, Legal}}); in LegalizerInfo()
266 setScalarAction(TargetOpcode::G_TRUNC, 0, {{1, Legal}}); in LegalizerInfo()
267 setScalarAction(TargetOpcode::G_TRUNC, 1, {{1, Legal}}); in LegalizerInfo()
269 setScalarAction(TargetOpcode::G_INTRINSIC, 0, {{1, Legal}}); in LegalizerInfo()
270 setScalarAction(TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS, 0, {{1, Legal}}); in LegalizerInfo()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 95 setOperationAction(ISD::ADD, VecTys[i], Legal); in MipsSETargetLowering()
96 setOperationAction(ISD::SUB, VecTys[i], Legal); in MipsSETargetLowering()
97 setOperationAction(ISD::LOAD, VecTys[i], Legal); in MipsSETargetLowering()
98 setOperationAction(ISD::STORE, VecTys[i], Legal); in MipsSETargetLowering()
99 setOperationAction(ISD::BITCAST, VecTys[i], Legal); in MipsSETargetLowering()
109 setOperationAction(ISD::ADDC, MVT::i32, Legal); in MipsSETargetLowering()
110 setOperationAction(ISD::ADDE, MVT::i32, Legal); in MipsSETargetLowering()
115 setOperationAction(ISD::MUL, MVT::v2i16, Legal); in MipsSETargetLowering()
189 setOperationAction(ISD::MUL, MVT::i64, Legal); in MipsSETargetLowering()
232 setOperationAction(ISD::MUL, MVT::i32, Legal); in MipsSETargetLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.cpp | 93 setOperationAction(ISD::ADD, MVT::i32, Legal); in ARCTargetLowering()
94 setOperationAction(ISD::SUB, MVT::i32, Legal); in ARCTargetLowering()
95 setOperationAction(ISD::AND, MVT::i32, Legal); in ARCTargetLowering()
96 setOperationAction(ISD::SMAX, MVT::i32, Legal); in ARCTargetLowering()
97 setOperationAction(ISD::SMIN, MVT::i32, Legal); in ARCTargetLowering()
100 setOperationAction(ISD::SHL, MVT::i32, Legal); in ARCTargetLowering()
101 setOperationAction(ISD::SRA, MVT::i32, Legal); in ARCTargetLowering()
102 setOperationAction(ISD::SRL, MVT::i32, Legal); in ARCTargetLowering()
103 setOperationAction(ISD::ROTR, MVT::i32, Legal); in ARCTargetLowering()
105 setOperationAction(ISD::Constant, MVT::i32, Legal); in ARCTargetLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 163 setOperationAction(ISD::BITREVERSE, MVT::i32, Legal); in PPCTargetLowering()
164 setOperationAction(ISD::BITREVERSE, MVT::i64, Legal); in PPCTargetLowering()
180 setLoadExtAction(ISD::EXTLOAD, MVT::f64, MVT::f16, Legal); in PPCTargetLowering()
181 setLoadExtAction(ISD::EXTLOAD, MVT::f32, MVT::f16, Legal); in PPCTargetLowering()
182 setTruncStoreAction(MVT::f64, MVT::f16, Legal); in PPCTargetLowering()
183 setTruncStoreAction(MVT::f32, MVT::f16, Legal); in PPCTargetLowering()
199 setIndexedLoadAction(ISD::PRE_INC, MVT::i1, Legal); in PPCTargetLowering()
200 setIndexedLoadAction(ISD::PRE_INC, MVT::i8, Legal); in PPCTargetLowering()
201 setIndexedLoadAction(ISD::PRE_INC, MVT::i16, Legal); in PPCTargetLowering()
202 setIndexedLoadAction(ISD::PRE_INC, MVT::i32, Legal); in PPCTargetLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
| H A D | VPRecipeBuilder.h | 35 LoopVectorizationLegality *Legal; variable
108 LoopVectorizationLegality *Legal, in VPRecipeBuilder() argument
111 : OrigLoop(OrigLoop), TLI(TLI), Legal(Legal), CM(CM), PSE(PSE), in VPRecipeBuilder()
|
| H A D | LoopVectorize.cpp | 466 Builder(PSE.getSE()->getContext()), Legal(LVL), Cost(CM), BFI(BFI), in InnerLoopVectorizer()
851 LoopVectorizationLegality *Legal; member in llvm::InnerLoopVectorizer
1223 LoopVectorizationLegality *Legal, in LoopVectorizationCostModel() argument
1230 : ScalarEpilogueStatus(SEL), TheLoop(L), PSE(PSE), LI(LI), Legal(Legal), in LoopVectorizationCostModel()
1447 if (Op != Legal->getPrimaryInduction() && TTI.isTruncateFree(SrcTy, DestTy)) in isOptimizableIVTruncate()
1451 return Legal->isInductionPhi(Op); in isOptimizableIVTruncate()
1473 return Legal->isConsecutivePtr(Ptr) && in isLegalMaskedStore()
1480 return Legal->isConsecutivePtr(Ptr) && in isLegalMaskedLoad()
1512 return (all_of(Legal->getReductionVars(), [&](auto &Reduction) -> bool { in canVectorizeReductions()
1534 return Legal->isMaskRequired(I); in isPredicatedInst()
[all …]
|
| H A D | LoopVectorizationPlanner.h | 250 LoopVectorizationLegality *Legal; variable
280 LoopVectorizationLegality *Legal, in LoopVectorizationPlanner() argument
287 : OrigLoop(L), LI(LI), TLI(TLI), TTI(TTI), Legal(Legal), CM(CM), IAI(IAI), in LoopVectorizationPlanner()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 167 setOperationAction(ISD::ABS, VT, Legal); in SystemZTargetLowering()
223 setOperationAction(ISD::STRICT_FP_TO_SINT, VT, Legal); in SystemZTargetLowering()
225 setOperationAction(ISD::STRICT_FP_TO_UINT, VT, Legal); in SystemZTargetLowering()
228 setOperationAction(ISD::STRICT_SINT_TO_FP, VT, Legal); in SystemZTargetLowering()
230 setOperationAction(ISD::STRICT_UINT_TO_FP, VT, Legal); in SystemZTargetLowering()
263 setOperationAction(ISD::TRAP, MVT::Other, Legal); in SystemZTargetLowering()
277 setOperationAction(ISD::CTLZ, MVT::i64, Legal); in SystemZTargetLowering()
282 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in SystemZTargetLowering()
327 if (getOperationAction(Opcode, VT) == Legal) in SystemZTargetLowering()
343 setOperationAction(ISD::LOAD, VT, Legal); in SystemZTargetLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizerInfo.h | 48 Legal, enumerator
535 return actionIf(LegalizeAction::Legal, Predicate); in legalIf()
539 return actionFor(LegalizeAction::Legal, Types); in legalFor()
544 return actionFor(LegalizeAction::Legal, Types); in legalFor()
550 return actionForTypeWithAnyImm(LegalizeAction::Legal, Types); in legalForTypeWithAnyImm()
556 return actionForTypeWithAnyImm(LegalizeAction::Legal, Types); in legalForTypeWithAnyImm()
564 return actionIf(LegalizeAction::Legal, in legalForTypesWithMemDesc()
571 return actionForCartesianProduct(LegalizeAction::Legal, Types); in legalForCartesianProduct()
577 return actionForCartesianProduct(LegalizeAction::Legal, Types0, Types1); in legalForCartesianProduct()
584 return actionForCartesianProduct(LegalizeAction::Legal, Types0, Types1, in legalForCartesianProduct()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | ExpandVectorPredication.cpp | 41 VPINTERNAL_CASE(Legal) \
398 case VPLegalization::Legal: in expandVectorPredication()
408 Job.Strategy.EVLParamStrategy = VPLegalization::Legal; in expandVectorPredication()
412 case VPLegalization::Legal: in expandVectorPredication()
421 Job.Strategy.OpStrategy = VPLegalization::Legal; in expandVectorPredication()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VETargetTransformInfo.h | 72 return VPLegalization(VPLegalization::Legal, VPLegalization::Legal); in getVPLegalizationStrategy()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/ |
| H A D | IRSimilarityIdentifier.cpp | 28 : Inst(&I), Legal(Legality), IDL(&IDList) { in IRInstructionData()
87 if (!A.Legal || !B.Legal) in isClose()
165 case InstrType::Legal: in convertToUnsignedVec()
346 if (!A.Legal || !B.Legal) in isSimilar()
598 if (!ItA->Legal || !ItB->Legal) in compareStructure()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1496 setOperationAction(ISD::ConstantFP, MVT::f32, Legal); in HexagonTargetLowering()
1497 setOperationAction(ISD::ConstantFP, MVT::f64, Legal); in HexagonTargetLowering()
1498 setOperationAction(ISD::TRAP, MVT::Other, Legal); in HexagonTargetLowering()
1545 setOperationAction(LegalIntOp, MVT::i32, Legal); in HexagonTargetLowering()
1546 setOperationAction(LegalIntOp, MVT::i64, Legal); in HexagonTargetLowering()
1571 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in HexagonTargetLowering()
1573 setOperationAction(ISD::BITREVERSE, MVT::i32, Legal); in HexagonTargetLowering()
1574 setOperationAction(ISD::BITREVERSE, MVT::i64, Legal); in HexagonTargetLowering()
1575 setOperationAction(ISD::BSWAP, MVT::i32, Legal); in HexagonTargetLowering()
1576 setOperationAction(ISD::BSWAP, MVT::i64, Legal); in HexagonTargetLowering()
[all …]
|
| H A D | HexagonISelLoweringHVX.cpp | 81 setOperationAction(ISD::VECTOR_SHUFFLE, ByteV, Legal); in initializeHVXLowering()
82 setOperationAction(ISD::VECTOR_SHUFFLE, ByteW, Legal); in initializeHVXLowering()
86 setIndexedLoadAction(ISD::POST_INC, T, Legal); in initializeHVXLowering()
87 setIndexedStoreAction(ISD::POST_INC, T, Legal); in initializeHVXLowering()
89 setOperationAction(ISD::AND, T, Legal); in initializeHVXLowering()
90 setOperationAction(ISD::OR, T, Legal); in initializeHVXLowering()
91 setOperationAction(ISD::XOR, T, Legal); in initializeHVXLowering()
92 setOperationAction(ISD::ADD, T, Legal); in initializeHVXLowering()
93 setOperationAction(ISD::SUB, T, Legal); in initializeHVXLowering()
94 setOperationAction(ISD::MUL, T, Legal); in initializeHVXLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Analysis/ |
| H A D | IRSimilarityIdentifier.h | 75 enum InstrType { Legal, Illegal, Invisible }; enumerator
123 bool Legal; member
413 return Legal; in visitCallInst()
421 InstrType visitInstruction(Instruction &I) { return Legal; } in visitInstruction()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetTransformInfo.h | 140 return VPLegalization(VPLegalization::Legal, VPLegalization::Legal); in getVPLegalizationStrategy()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 370 setOperationAction(ISD::SINT_TO_FP, MVT::f16, Legal); in NVPTXTargetLowering()
371 setOperationAction(ISD::FP_TO_SINT, MVT::f16, Legal); in NVPTXTargetLowering()
377 setFP16OperationAction(ISD::SETCC, MVT::f16, Legal, Promote); in NVPTXTargetLowering()
378 setFP16OperationAction(ISD::SETCC, MVT::v2f16, Legal, Expand); in NVPTXTargetLowering()
389 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i64, Legal); in NVPTXTargetLowering()
390 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i32, Legal); in NVPTXTargetLowering()
391 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i16, Legal); in NVPTXTargetLowering()
392 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8 , Legal); in NVPTXTargetLowering()
402 setOperationAction(ISD::BITREVERSE, MVT::i32, Legal); in NVPTXTargetLowering()
403 setOperationAction(ISD::BITREVERSE, MVT::i64, Legal); in NVPTXTargetLowering()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 196 Legal, // The target natively supports this operation. enumerator
1064 if (Action != Legal) in getFixedPointOperationAction()
1114 (getOperationAction(Op, VT) == Legal ||
1128 (getOperationAction(Op, VT) == Legal ||
1142 (getOperationAction(Op, VT) == Legal ||
1214 getOperationAction(Op, VT) == Legal; in isOperationLegal()
1233 return getLoadExtAction(ExtType, ValVT, MemVT) == Legal; in isLoadExtLegal()
1239 return getLoadExtAction(ExtType, ValVT, MemVT) == Legal || in isLoadExtLegalOrCustom()
1258 return isTypeLegal(ValVT) && getTruncStoreAction(ValVT, MemVT) == Legal; in isTruncStoreLegal()
1265 (getTruncStoreAction(ValVT, MemVT) == Legal || in isTruncStoreLegalOrCustom()
[all …]
|
| /netbsd-src/tests/lib/libc/db/ |
| H A D | README | 14 Legal command characters are as follows:
39 Legal key/data characters are as follows:
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 102 setOperationAction(ISD::ConstantFP, T, Legal); in WebAssemblyTargetLowering()
115 setOperationAction(Op, T, Legal); in WebAssemblyTargetLowering()
117 setOperationAction(ISD::FMINIMUM, T, Legal); in WebAssemblyTargetLowering()
118 setOperationAction(ISD::FMAXIMUM, T, Legal); in WebAssemblyTargetLowering()
163 setOperationAction(Op, T, Legal); in WebAssemblyTargetLowering()
167 setOperationAction(ISD::ABS, T, Legal); in WebAssemblyTargetLowering()
207 setOperationAction(Op, T, Legal); in WebAssemblyTargetLowering()
282 setLoadExtAction(Ext, MVT::v8i16, MVT::v8i8, Legal); in WebAssemblyTargetLowering()
283 setLoadExtAction(Ext, MVT::v4i32, MVT::v4i16, Legal); in WebAssemblyTargetLowering()
284 setLoadExtAction(Ext, MVT::v2i64, MVT::v2i32, Legal); in WebAssemblyTargetLowering()
[all …]
|
| /netbsd-src/distrib/acorn32/stand/BtNetBSD/!BtNetBSD/Docs/ |
| H A D | Legal | 1 $NetBSD: Legal,v 1.1 2006/07/23 13:33:53 bjh21 Exp $
|
| H A D | Files | 16 Docs.Legal - Contains copyright information
|
| /netbsd-src/crypto/external/bsd/openssl/dist/ |
| H A D | LICENSE.txt | 16 "Legal Entity" shall mean the union of the acting entity and all
24 "You" (or "Your") shall mean an individual or Legal Entity
53 or by an individual or Legal Entity authorized to submit on behalf of
63 "Contributor" shall mean Licensor and any individual or Legal Entity
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorOps.cpp | 266 case TargetLowering::Legal: in LegalizeOp()
297 case TargetLowering::Legal: in LegalizeOp()
327 TargetLowering::LegalizeAction Action = TargetLowering::Legal; in LegalizeOp()
336 if (Action == TargetLowering::Legal) in LegalizeOp()
354 TargetLowering::Legal) { in LegalizeOp()
359 == TargetLowering::Legal) in LegalizeOp()
360 Action = TargetLowering::Legal; in LegalizeOp()
502 if (Action == TargetLowering::Legal) in LegalizeOp()
518 case TargetLowering::Legal: in LegalizeOp()
|