Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK (Results 1 – 9 of 9) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7625 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000L macro
H A Ddce_8_0_sh_mask.h3225 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_10_0_sh_mask.h3147 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_11_0_sh_mask.h3217 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_11_2_sh_mask.h3465 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_12_0_sh_mask.h9297 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h43280 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK macro
H A Ddcn_1_0_sh_mask.h40046 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK macro
H A Ddcn_2_0_0_sh_mask.h48789 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK macro