/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | TargetLoweringBase.cpp | 1069 static unsigned getVectorTypeBreakdownMVT(MVT VT, MVT &IntermediateVT, in getVectorTypeBreakdownMVT() argument 1107 IntermediateVT = NewVT; in getVectorTypeBreakdownMVT() 1436 MVT IntermediateVT; in computeRegisterProperties() local 1439 unsigned NumRegisters = getVectorTypeBreakdownMVT(VT, IntermediateVT, in computeRegisterProperties() 1504 EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdown() argument 1519 IntermediateVT = RegisterEVT; in getVectorTypeBreakdown() 1552 IntermediateVT = PartVT; in getVectorTypeBreakdown() 1553 RegisterVT = getRegisterType(Context, IntermediateVT); in getVectorTypeBreakdown() 1577 IntermediateVT = NewVT; in getVectorTypeBreakdown()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 339 EVT IntermediateVT; in getCopyFromPartsVector() local 346 *DAG.getContext(), CallConv.getValue(), ValueVT, IntermediateVT, in getCopyFromPartsVector() 350 TLI.getVectorTypeBreakdown(*DAG.getContext(), ValueVT, IntermediateVT, in getCopyFromPartsVector() 368 PartVT, IntermediateVT, V, CallConv); in getCopyFromPartsVector() 377 PartVT, IntermediateVT, V, CallConv); in getCopyFromPartsVector() 383 IntermediateVT.isVector() in getCopyFromPartsVector() 385 *DAG.getContext(), IntermediateVT.getScalarType(), in getCopyFromPartsVector() 386 IntermediateVT.getVectorElementCount() * NumParts) in getCopyFromPartsVector() 388 IntermediateVT.getScalarType(), in getCopyFromPartsVector() 390 Val = DAG.getNode(IntermediateVT.isVector() ? ISD::CONCAT_VECTORS in getCopyFromPartsVector() [all …]
|
H A D | SelectionDAG.cpp | 2160 EVT IntermediateVT; in getReducedAlign() local 2163 TLI->getVectorTypeBreakdown(*getContext(), VT, IntermediateVT, in getReducedAlign() 2165 Ty = IntermediateVT.getTypeForEVT(*getContext()); in getReducedAlign()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | SIISelLowering.h | 43 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
H A D | SIISelLowering.cpp | 936 EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument 947 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv() 954 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv() 962 IntermediateVT = ScalarVT; in getVectorTypeBreakdownForCallingConv() 970 IntermediateVT = ScalarVT; in getVectorTypeBreakdownForCallingConv() 977 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv() 984 Context, CC, VT, IntermediateVT, NumIntermediates, RegisterVT); in getVectorTypeBreakdownForCallingConv()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.h | 301 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
H A D | MipsISelLowering.cpp | 130 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument 134 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 968 EVT &IntermediateVT, 976 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument 978 return getVectorTypeBreakdown(Context, VT, IntermediateVT, NumIntermediates, in getVectorTypeBreakdownForCallingConv()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.h | 1395 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
H A D | X86ISelLowering.cpp | 2187 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument 2196 IntermediateVT = MVT::i1; in getVectorTypeBreakdownForCallingConv() 2205 IntermediateVT = MVT::v32i1; in getVectorTypeBreakdownForCallingConv() 2210 return TargetLowering::getVectorTypeBreakdownForCallingConv(Context, CC, VT, IntermediateVT, in getVectorTypeBreakdownForCallingConv()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 8350 MVT IntermediateVT = FourEltRes ? MVT::v4i32 : MVT::v2i64; in LowerINT_TO_FPVector() local 8371 Arrange = DAG.getBitcast(IntermediateVT, Arrange); in LowerINT_TO_FPVector() 8375 IntermediateVT.getVectorNumElements()); in LowerINT_TO_FPVector() 8377 Extend = DAG.getNode(ISD::SIGN_EXTEND_INREG, dl, IntermediateVT, Arrange, in LowerINT_TO_FPVector() 8380 Extend = DAG.getNode(ISD::BITCAST, dl, IntermediateVT, Arrange); in LowerINT_TO_FPVector()
|