| /netbsd-src/external/apache2/llvm/dist/clang/lib/Driver/ |
| H A D | InputInfo.h | 32 InputArg, enumerator
38 const llvm::opt::Arg *InputArg; member
65 : Kind(InputArg), Act(nullptr), Type(_Type), BaseInput(_BaseInput) { in InputInfo()
66 Data.InputArg = _InputArg; in InputInfo()
70 : Kind(InputArg), Act(A), Type(GetActionType(A)), BaseInput(_BaseInput) { in InputInfo()
71 Data.InputArg = _InputArg; in InputInfo()
76 bool isInputArg() const { return Kind == InputArg; } in isInputArg()
89 return *Data.InputArg; in getInputArg()
|
| H A D | Driver.cpp | 2327 Arg *InputArg = MakeInputArg(Args, Opts, A->getValue()); in BuildInputs() local
2328 Inputs.push_back(std::make_pair(types::TY_C, InputArg)); in BuildInputs()
2335 Arg *InputArg = MakeInputArg(Args, Opts, A->getValue()); in BuildInputs() local
2336 Inputs.push_back(std::make_pair(types::TY_CXX, InputArg)); in BuildInputs()
3318 addDeviceDependencesToHostAction(Action *HostAction, const Arg *InputArg, in addDeviceDependencesToHostAction() argument
3332 auto &OffloadKind = InputArgToOffloadKindMap[InputArg]; in addDeviceDependencesToHostAction()
3377 const Arg *InputArg) { in addHostDependenceToDeviceActions() argument
3388 InputArg->getOption().getKind() == llvm::opt::Option::InputClass && in addHostDependenceToDeviceActions()
3402 auto &OffloadKind = InputArgToOffloadKindMap[InputArg]; in addHostDependenceToDeviceActions()
3432 const Arg *InputArg) { in appendTopLevelActions() argument
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsCCState.h | 32 void PreAnalyzeCallResultForF128(const SmallVectorImpl<ISD::InputArg> &Ins,
49 PreAnalyzeFormalArgumentsForF128(const SmallVectorImpl<ISD::InputArg> &Ins);
52 PreAnalyzeCallResultForVectorFloat(const SmallVectorImpl<ISD::InputArg> &Ins,
56 const SmallVectorImpl<ISD::InputArg> &Ins);
110 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
119 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
|
| H A D | MipsCCState.cpp | 87 const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResultForF128()
112 const SmallVectorImpl<ISD::InputArg> &Ins, const Type *RetTy) { in PreAnalyzeCallResultForVectorFloat()
148 const SmallVectorImpl<ISD::InputArg> &Ins) { in PreAnalyzeFormalArgumentsForF128()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.h | 118 const SmallVectorImpl<ISD::InputArg> &Ins,
124 const SmallVectorImpl<ISD::InputArg> &Ins,
130 const SmallVectorImpl<ISD::InputArg> &Ins,
139 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.h | 146 const SmallVectorImpl<ISD::InputArg> &Ins,
152 const SmallVectorImpl<ISD::InputArg> &Ins,
158 const SmallVectorImpl<ISD::InputArg> &Ins,
164 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| H A D | MSP430ISelLowering.cpp | 446 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeVarArgs()
550 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeRetResult()
568 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerFormalArguments()
591 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall()
619 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCCCArguments()
807 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCCCCallTo()
935 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCallResult()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.h | 194 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
223 const SmallVectorImpl<ISD::InputArg> &Ins,
231 const SmallVectorImpl<ISD::InputArg> &Ins,
270 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.h | 1173 const SmallVectorImpl<ISD::InputArg> &Ins,
1179 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
1238 const SmallVectorImpl<ISD::InputArg> &Ins,
1246 const SmallVectorImpl<ISD::InputArg> &Ins,
1252 const SmallVectorImpl<ISD::InputArg> &Ins,
1275 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1279 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1283 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1294 const SmallVectorImpl<ISD::InputArg> &Ins,
1301 const SmallVectorImpl<ISD::InputArg> &Ins,
[all …]
|
| H A D | PPCCCState.h | 25 PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins);
50 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
|
| H A D | PPCCCState.cpp | 27 const SmallVectorImpl<ISD::InputArg> &Ins) { in PreAnalyzeFormalArguments()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetCallingConv.h | 195 struct InputArg { struct
211 InputArg() = default; argument
212 InputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool used, in InputArg() function
|
| H A D | CallingConvLower.h | 283 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
287 void AnalyzeArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeArguments()
322 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins,
525 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.h | 121 const SmallVectorImpl<ISD::InputArg> &Ins,
126 const SmallVectorImpl<ISD::InputArg> &Ins,
131 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.h | 148 const SmallVectorImpl<ISD::InputArg> &Ins,
156 const SmallVectorImpl<ISD::InputArg> &Ins,
212 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.h | 83 const SmallVectorImpl<ISD::InputArg> &Ins,
97 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.h | 54 const ISD::InputArg *Arg = nullptr) const;
58 const ISD::InputArg &Arg) const;
131 bool Signed, const ISD::InputArg *Arg = nullptr) const;
322 const SmallVectorImpl<ISD::InputArg> &Ins,
346 const SmallVectorImpl<ISD::InputArg> &Ins,
357 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
|
| H A D | R600ISelLowering.h | 43 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/BPF/ |
| H A D | BPFISelLowering.h | 82 const SmallVectorImpl<ISD::InputArg> &Ins,
96 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | CallingConvLower.cpp | 90 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
167 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
269 const SmallVectorImpl<ISD::InputArg> &Ins, in resultsCompatible()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.h | 174 const SmallVectorImpl<ISD::InputArg> &Ins,
181 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 126 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG& DAG) const;
193 const SmallVectorImpl<ISD::InputArg> &Ins,
214 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 1457 const SmallVectorImpl<ISD::InputArg> &Ins,
1462 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
1483 const SmallVectorImpl<ISD::InputArg> &Ins,
1551 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 415 const SmallVectorImpl<ISD::InputArg> &Ins,
485 const SmallVectorImpl<ISD::InputArg> &Ins,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZCallingConv.h | 51 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
|