Home
last modified time | relevance | path

Searched refs:INTEL_INFO (Results 1 – 25 of 28) sorted by relevance

12

/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/
H A Di915_drv.h1372 for ((tmp__) = (mask__) & INTEL_INFO((gt__)->i915)->engine_mask; \
1407 #define INTEL_INFO(dev_priv) (&(dev_priv)->__info) macro
1411 #define INTEL_GEN(dev_priv) (INTEL_INFO(dev_priv)->gen)
1424 (!!(INTEL_INFO(dev_priv)->gen_mask & INTEL_GEN_MASK((s), (e))))
1428 INTEL_INFO(dev_priv)->gen == (n))
1430 #define HAS_DSB(dev_priv) (INTEL_INFO(dev_priv)->display.has_dsb)
1506 #define IS_MOBILE(dev_priv) (INTEL_INFO(dev_priv)->is_mobile)
1507 #define IS_DGFX(dev_priv) (INTEL_INFO(dev_priv)->is_dgfx)
1529 INTEL_INFO(dev_priv)->gt == 1)
1550 INTEL_INFO(dev_priv)->gt == 3)
[all …]
H A Di915_getparam.c168 value = INTEL_INFO(i915)->has_coherent_ggtt; in i915_getparam_ioctl()
H A Dintel_device_info.c619 switch (INTEL_INFO(dev_priv)->gt) { in hsw_sseu_info_init()
621 MISSING_CASE(INTEL_INFO(dev_priv)->gt); in hsw_sseu_info_init()
873 const struct intel_device_info *info = INTEL_INFO(i915); in intel_device_info_subplatform_init()
H A Di915_drv.c499 if (!INTEL_INFO(i915)->gpu_reset_clobbers_display) in sanitize_gpu()
1452 intel_platform_name(INTEL_INFO(dev_priv)->platform), in i915_welcome_messages()
1454 INTEL_INFO(dev_priv)->platform), in i915_welcome_messages()
1457 intel_device_info_print_static(INTEL_INFO(dev_priv), &p); in i915_welcome_messages()
H A Di915_gpu_error.c1738 INTEL_INFO(i915), in capture_gen()
1848 if (INTEL_INFO(i915)->has_gt_uc) in i915_gpu_coredump()
H A Di915_reg.h211 #define DISPLAY_MMIO_BASE(dev_priv) (INTEL_INFO(dev_priv)->display_mmio_offset)
254 #define _MMIO_PIPE2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->pipe_offsets[pipe] - \
255 INTEL_INFO(dev_priv)->pipe_offsets[PIPE_A] + (reg) + \
257 #define _TRANS2(tran, reg) (INTEL_INFO(dev_priv)->trans_offsets[(tran)] - \
258 INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \
261 #define _CURSOR2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->cursor_offsets[(pipe)] - \
262 INTEL_INFO(dev_priv)->cursor_offsets[PIPE_A] + (reg) + \
H A Dintel_uncore.c1963 if (INTEL_INFO(i915)->gen_mask & entry->gen_mask && in i915_reg_read_ioctl()
H A Dintel_pm.c3884 u16 ddb_size = INTEL_INFO(dev_priv)->ddb_size; in intel_get_ddb_size()
5425 state->active_pipe_changes = INTEL_INFO(dev_priv)->pipe_mask; in skl_ddb_add_affected_pipes()
5451 state->wm_results.dirty_pipes = INTEL_INFO(dev_priv)->pipe_mask; in skl_ddb_add_affected_pipes()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/display/
H A Dintel_color.c711 const u32 lut_size = INTEL_INFO(dev_priv)->color.degamma_lut_size; in glk_load_degamma_lut()
750 const u32 lut_size = INTEL_INFO(dev_priv)->color.degamma_lut_size; in glk_load_degamma_lut_linear()
1179 degamma_length = INTEL_INFO(dev_priv)->color.degamma_lut_size; in check_luts()
1180 gamma_length = INTEL_INFO(dev_priv)->color.gamma_lut_size; in check_luts()
1181 degamma_tests = INTEL_INFO(dev_priv)->color.degamma_lut_tests; in check_luts()
1182 gamma_tests = INTEL_INFO(dev_priv)->color.gamma_lut_tests; in check_luts()
1699 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size; in i965_read_lut_10p6()
1751 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size; in chv_read_cgm_lut()
1793 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size; in ilk_read_lut_10()
1887 bool has_ctm = INTEL_INFO(dev_priv)->color.degamma_lut_size != 0; in intel_color_init()
[all …]
H A Dintel_tc.c41 if (INTEL_INFO(i915)->display.has_modular_fia) { in tc_port_load_fia_params()
H A Dintel_vdsc.c350 if (!INTEL_INFO(i915)->display.has_dsc) in intel_dsc_source_support()
H A Dintel_hdcp.c932 return INTEL_INFO(dev_priv)->display.has_hdcp && port < PORT_E; in is_hdcp_supported()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/gt/uc/
H A Dintel_huc_fw.c29 INTEL_INFO(i915)->platform, INTEL_REVID(i915)); in intel_huc_fw_init_early()
H A Dintel_guc_fw.c32 INTEL_INFO(i915)->platform, INTEL_REVID(i915)); in intel_guc_fw_init_early()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/gt/
H A Dintel_reset.c653 return INTEL_INFO(gt->i915)->has_reset_engine; in intel_has_reset_engine()
837 if (!INTEL_INFO(gt->i915)->gpu_reset_clobbers_display) in __intel_gt_set_wedged()
924 if (!INTEL_INFO(gt->i915)->gpu_reset_clobbers_display) in __intel_gt_unset_wedged()
1046 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display) in intel_gt_reset()
1054 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display) in intel_gt_reset()
1255 engine_mask &= INTEL_INFO(gt->i915)->engine_mask; in intel_gt_handle_error()
H A Dintel_gt_pm.c128 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display) in reset_engines()
H A Dintel_ppgtt.c224 ppgtt->vm.total = BIT_ULL(INTEL_INFO(i915)->ppgtt_size); in ppgtt_init()
H A Dselftest_workarounds.c409 enum intel_platform platform = INTEL_INFO(engine->i915)->platform; in wo_register()
899 if (INTEL_INFO(i915)->gen_mask & tbl->gen_mask && in find_reg()
H A Dintel_gt.c307 if (INTEL_INFO(gt->i915)->has_coherent_ggtt) in intel_gt_flush_ggtt_writes()
H A Dintel_engine_cs.c436 const unsigned int engine_mask = INTEL_INFO(i915)->engine_mask; in intel_engines_init_mmio()
H A Dintel_rps.c271 if (INTEL_INFO(i915)->is_mobile) in pvid_to_extvid()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/selftests/
H A Dintel_uncore.c178 if (r->platforms & INTEL_INFO(gt->i915)->gen_mask) in live_forcewake_ops()
182 intel_platform_name(INTEL_INFO(gt->i915)->platform)); in live_forcewake_ops()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/gem/selftests/
H A Dhuge_pages.c340 unsigned int supported = INTEL_INFO(i915)->page_sizes; in igt_check_page_sizes()
386 unsigned int saved_mask = INTEL_INFO(i915)->page_sizes; in igt_mock_exhaust_device_supported_pages()
466 unsigned long supported = INTEL_INFO(i915)->page_sizes; in igt_mock_memory_region_huge_pages()
547 unsigned long supported = INTEL_INFO(i915)->page_sizes; in igt_mock_ppgtt_misaligned_dma()
1220 unsigned long supported = INTEL_INFO(i915)->page_sizes; in igt_ppgtt_exhaust_huge()
1462 unsigned int supported = INTEL_INFO(i915)->page_sizes; in igt_ppgtt_sanity_check()
1554 unsigned long supported = INTEL_INFO(dev_priv)->page_sizes; in igt_ppgtt_pin_update()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/gem/
H A Di915_gem_pages.c28 unsigned long supported = INTEL_INFO(i915)->page_sizes; in __i915_gem_object_set_pages()
H A Di915_gem_execbuffer.c902 cache->needs_unfenced = INTEL_INFO(i915)->unfenced_needs_alignment; in reloc_cache_init()
2259 return hweight64(INTEL_INFO(i915)->engine_mask & in num_vcs_engines()

12