Home
last modified time | relevance | path

Searched refs:ExtVT (Results 1 – 14 of 14) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp676 EVT LoadResultTy, EVT &ExtVT);
5192 EVT LoadResultTy, EVT &ExtVT) { in isAndLoadExtLoad() argument
5198 ExtVT = EVT::getIntegerVT(*DAG.getContext(), ActiveBits); in isAndLoadExtLoad()
5201 if (ExtVT == LoadedVT && in isAndLoadExtLoad()
5203 TLI.isLoadExtLegal(ISD::ZEXTLOAD, LoadResultTy, ExtVT))) { in isAndLoadExtLoad()
5215 if (!LoadedVT.bitsGT(ExtVT) || !ExtVT.isRound()) in isAndLoadExtLoad()
5219 !TLI.isLoadExtLegal(ISD::ZEXTLOAD, LoadResultTy, ExtVT)) in isAndLoadExtLoad()
5222 if (!TLI.shouldReduceLoadWidth(LoadN, ISD::ZEXTLOAD, ExtVT)) in isAndLoadExtLoad()
5341 EVT ExtVT; in SearchForAndLoads() local
5342 if (isAndLoadExtLoad(Mask, Load, Load->getValueType(0), ExtVT) && in SearchForAndLoads()
[all …]
H A DLegalizeIntegerTypes.cpp1267 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), NVT.getVectorElementType(), in PromoteIntRes_TRUNCATE() local
1269 SDValue WideExt = DAG.getNode(ISD::ZERO_EXTEND, dl, ExtVT, WideTrunc); in PromoteIntRes_TRUNCATE()
4560 EVT ExtVT = N->getMemoryVT(); in ExpandIntOp_STORE() local
4561 unsigned EBytes = ExtVT.getStoreSize(); in ExpandIntOp_STORE()
4565 ExtVT.getSizeInBits() - ExcessBits); in ExpandIntOp_STORE()
4667 EVT ExtVT = NOutVT.changeVectorElementType(PromEltVT); in PromoteIntRes_EXTRACT_SUBVECTOR() local
4668 SDValue Ext = DAG.getNode(ISD::EXTRACT_SUBVECTOR, SDLoc(N), ExtVT, Ops); in PromoteIntRes_EXTRACT_SUBVECTOR()
H A DLegalizeVectorTypes.cpp396 EVT ExtVT = cast<VTSDNode>(N->getOperand(1))->getVT().getVectorElementType(); in ScalarizeVecRes_InregOp() local
399 LHS, DAG.getValueType(ExtVT)); in ScalarizeVecRes_InregOp()
3751 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), in WidenVecRes_InregOp() local
3757 WidenVT, WidenLHS, DAG.getValueType(ExtVT)); in WidenVecRes_InregOp()
4203 EVT ExtVT = EVT::getVectorVT(Ctx, ToMaskVT.getVectorElementType(), in convertMask() local
4205 Mask = DAG.getNode(ISD::SIGN_EXTEND, SDLoc(Mask), ExtVT, Mask); in convertMask()
H A DSelectionDAG.cpp9971 EVT ExtVT = cast<VTSDNode>(Operands[1])->getVT().getVectorElementType(); in UnrollVectorOp() local
9974 getValueType(ExtVT))); in UnrollVectorOp()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp321 EVT ExtVT = TLI.getTypeForExtReturn(Ctx, VT, in lowerReturnVal() local
323 if (ExtVT != VT) { in lowerReturnVal()
324 RetInfo.Ty = ExtVT.getTypeForEVT(Ctx); in lowerReturnVal()
H A DAMDGPUISelLowering.h180 EVT ExtVT) const override;
H A DAMDGPUISelLowering.cpp2986 EVT ExtVT = cast<VTSDNode>(N1)->getVT(); in performAssertSZExtCombine() local
2991 if (SrcVT.bitsGE(ExtVT)) { in performAssertSZExtCombine()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp13128 MVT ExtVT = MVT::getVectorVT(MVT::getIntegerVT(EltBits * Scale), in lowerShuffleAsSpecificZeroOrAnyExtend() local
13132 DL, ExtVT, InputV, DAG); in lowerShuffleAsSpecificZeroOrAnyExtend()
13410 MVT ExtVT = VT; in lowerShuffleAsElementInsertion() local
13440 ExtVT = MVT::getVectorVT(MVT::i32, ExtVT.getSizeInBits() / 32); in lowerShuffleAsElementInsertion()
13443 V2 = DAG.getNode(ISD::SCALAR_TO_VECTOR, DL, ExtVT, V2S); in lowerShuffleAsElementInsertion()
13455 assert(VT == ExtVT && "Cannot change extended type when non-zeroable!"); in lowerShuffleAsElementInsertion()
13469 ExtVT, V1, V2); in lowerShuffleAsElementInsertion()
13476 V2 = DAG.getNode(X86ISD::VZEXT_MOVL, DL, ExtVT, V2); in lowerShuffleAsElementInsertion()
13477 if (ExtVT != VT) in lowerShuffleAsElementInsertion()
18265 MVT ExtVT; in lower1BitShuffle() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DBasicTTIImpl.h902 EVT ExtVT = EVT::getEVT(Dst);
907 TLI->isLoadExtLegal(LType, ExtVT, LoadVT))
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp5794 EVT ExtVT = Op.getValueType(); in combineExtract() local
5796 unsigned ExtBytesPerElement = ExtVT.getVectorElementType().getStoreSize(); in combineExtract()
6353 MVT ExtVT = MVT::getVectorVT(MVT::getIntegerVT(OutVT.getScalarSizeInBits()), in combineINT_TO_FP() local
6357 SDValue ExtOp = DAG.getNode(ExtOpcode, SDLoc(N), ExtVT, Op); in combineINT_TO_FP()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp3027 MVT ExtVT = Op.getSimpleValueType(); in lowerFixedLengthVectorExtendToRVV() local
3029 if (!ExtVT.isFixedLengthVector()) in lowerFixedLengthVectorExtendToRVV()
3035 MVT ContainerExtVT = getContainerForFixedLengthVector(ExtVT); in lowerFixedLengthVectorExtendToRVV()
3050 return convertFromScalableVector(ExtVT, Ext, DAG, Subtarget); in lowerFixedLengthVectorExtendToRVV()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp8372 EVT ExtVT = Src.getValueType(); in LowerINT_TO_FPVector() local
8374 ExtVT = EVT::getVectorVT(*DAG.getContext(), WideVT.getVectorElementType(), in LowerINT_TO_FPVector()
8378 DAG.getValueType(ExtVT)); in LowerINT_TO_FPVector()
13803 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), in addShuffleForVecExtend() local
13807 DAG.getValueType(ExtVT)); in addShuffleForVecExtend()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp7669 EVT ExtVT = VT.getVectorElementType(); in LowerBUILD_VECTOR() local
7670 EVT HVT = EVT::getVectorVT(*DAG.getContext(), ExtVT, NumElts / 2); in LowerBUILD_VECTOR()
16362 MVT ExtVT, HalfVT; in PerformMinMaxCombine() local
16365 ExtVT = MVT::v4i16; in PerformMinMaxCombine()
16368 ExtVT = MVT::v8i8; in PerformMinMaxCombine()
16379 DAG.getValueType(ExtVT)); in PerformMinMaxCombine()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp3276 MVT ExtVT = in LowerVectorFP_TO_INT() local
3279 SDValue Ext = DAG.getNode(ISD::FP_EXTEND, dl, ExtVT, Op.getOperand(0)); in LowerVectorFP_TO_INT()
15858 EVT ExtVT = VT.getDoubleNumVectorElementsVT(*DAG.getContext()); in performSignExtendInRegCombine() local
15861 ExtOp, DAG.getValueType(ExtVT)); in performSignExtendInRegCombine()