Home
last modified time | relevance | path

Searched refs:ExtOp (Results 1 – 19 of 19) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/
H A DSCCP.cpp169 Value *ExtOp = Inst.getOperand(0); in simplifyInstsInBlock() local
170 if (isa<Constant>(ExtOp) || InsertedValues.count(ExtOp)) in simplifyInstsInBlock()
172 const ValueLatticeElement &IV = Solver.getLatticeValueFor(ExtOp); in simplifyInstsInBlock()
176 auto *ZExt = new ZExtInst(ExtOp, Inst.getType(), "", &Inst); in simplifyInstsInBlock()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeDAG.cpp4495 unsigned ExtOp, TruncOp; in PromoteNode() local
4497 ExtOp = ISD::BITCAST; in PromoteNode()
4504 ExtOp = ISD::ANY_EXTEND; in PromoteNode()
4508 ExtOp = ISD::SIGN_EXTEND; in PromoteNode()
4512 ExtOp = ISD::ZERO_EXTEND; in PromoteNode()
4518 Tmp1 = DAG.getNode(ExtOp, dl, NVT, Node->getOperand(0)); in PromoteNode()
4519 Tmp2 = DAG.getNode(ExtOp, dl, NVT, Node->getOperand(1)); in PromoteNode()
4528 unsigned ExtOp = Node->getOpcode() == ISD::UMUL_LOHI ? ISD::ZERO_EXTEND in PromoteNode() local
4530 Tmp1 = DAG.getNode(ExtOp, dl, NVT, Node->getOperand(0)); in PromoteNode()
4531 Tmp2 = DAG.getNode(ExtOp, dl, NVT, Node->getOperand(1)); in PromoteNode()
[all …]
H A DDAGCombiner.cpp14549 unsigned ExtOp = IsInputSigned && IsOutputSigned ? ISD::SIGN_EXTEND in FoldIntToFPToInt() local
14551 return DAG.getNode(ExtOp, SDLoc(N), VT, Src); in FoldIntToFPToInt()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonConstExtenders.cpp1533 MachineOperand ExtOp(EV); in insertInitializer() local
1544 .add(ExtOp); in insertInitializer()
1550 .add(ExtOp); in insertInitializer()
1555 .add(ExtOp) in insertInitializer()
1561 .add(ExtOp); in insertInitializer()
1569 .add(ExtOp) in insertInitializer()
1582 .add(ExtOp) in insertInitializer()
1587 .add(ExtOp); in insertInitializer()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstrSSE.td4971 SDNode ExtOp, SDNode InVecOp> {
4974 def : Pat<(v16i16 (ExtOp (v16i8 VR128:$src))),
4983 def : Pat<(v8i32 (ExtOp (v8i16 VR128:$src))),
4988 def : Pat<(v4i64 (ExtOp (v4i32 VR128:$src))),
4997 def : Pat<(v16i16 (ExtOp (loadv16i8 addr:$src))),
5018 def : Pat<(v8i32 (ExtOp (loadv8i16 addr:$src))),
5028 def : Pat<(v4i64 (ExtOp (loadv4i32 addr:$src))),
5050 SDNode ExtOp> {
5052 def : Pat<(v8i16 (ExtOp (v16i8 VR128:$src))),
5056 def : Pat<(v4i32 (ExtOp (v16i8 VR128:$src))),
[all …]
H A DX86InstrAVX512.td9550 multiclass AVX512_pmovx_patterns_base<string OpcPrefix, SDNode ExtOp> {
9553 def : Pat<(v16i16 (ExtOp (loadv16i8 addr:$src))),
9558 def : Pat<(v8i32 (ExtOp (loadv8i16 addr:$src))),
9561 def : Pat<(v4i64 (ExtOp (loadv4i32 addr:$src))),
9567 def : Pat<(v32i16 (ExtOp (loadv32i8 addr:$src))),
9571 def : Pat<(v16i32 (ExtOp (loadv16i8 addr:$src))),
9573 def : Pat<(v16i32 (ExtOp (loadv16i16 addr:$src))),
9576 def : Pat<(v8i64 (ExtOp (loadv8i16 addr:$src))),
9579 def : Pat<(v8i64 (ExtOp (loadv8i32 addr:$src))),
9584 multiclass AVX512_pmovx_patterns<string OpcPrefix, SDNode ExtOp,
[all …]
H A DX86ISelLowering.cpp18879 SDValue ExtOp = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, ExtVecVT, in InsertBitToMaskVector() local
18882 return DAG.getNode(ISD::TRUNCATE, dl, VecVT, ExtOp); in InsertBitToMaskVector()
38812 SDValue ExtOp = in SimplifyDemandedVectorEltsForTargetNode() local
38816 insertSubVector(UndefVec, ExtOp, 0, TLO.DAG, DL, ExtSizeInBits); in SimplifyDemandedVectorEltsForTargetNode()
38872 SDValue ExtOp = TLO.DAG.getNode(Opc, DL, ExtVT, Ops); in SimplifyDemandedVectorEltsForTargetNode() local
38875 insertSubVector(UndefVec, ExtOp, 0, TLO.DAG, DL, ExtSizeInBits); in SimplifyDemandedVectorEltsForTargetNode()
50356 unsigned ExtOp = getOpcode_EXTEND_VECTOR_INREG(InOpcode); in combineExtractSubvector() local
50357 return DAG.getNode(ExtOp, DL, VT, Ext); in combineExtractSubvector()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DBasicTTIImpl.h1733 unsigned ExtOp = in getTypeBasedIntrinsicInstrCost() local
1738 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, RetTy, CCH, CostKind); in getTypeBasedIntrinsicInstrCost()
1802 unsigned ExtOp = in getTypeBasedIntrinsicInstrCost() local
1807 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, MulTy, CCH, CostKind); in getTypeBasedIntrinsicInstrCost()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUCodeGenPrepare.cpp429 Value *ExtOp = Builder.CreateZExt(I.getOperand(0), I32Ty); in promoteUniformBitreverseToI32() local
430 Value *ExtRes = Builder.CreateCall(I32, { ExtOp }); in promoteUniformBitreverseToI32()
H A DSIISelLowering.cpp9873 unsigned ExtOp = Signed ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in performIntMed3ImmCombine() local
9875 SDValue Tmp1 = DAG.getNode(ExtOp, SL, NVT, Op0->getOperand(0)); in performIntMed3ImmCombine()
9876 SDValue Tmp2 = DAG.getNode(ExtOp, SL, NVT, Op0->getOperand(1)); in performIntMed3ImmCombine()
9877 SDValue Tmp3 = DAG.getNode(ExtOp, SL, NVT, Op1); in performIntMed3ImmCombine()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp446 unsigned ExtOp = getBoolExtOp(getMRI()->getType(Op.getReg()).isVector(), IsFP); in buildBoolExt() local
447 return buildInstr(ExtOp, Res, Op); in buildBoolExt()
H A DLegalizerHelper.cpp1776 auto ExtOp = MIRBuilder.buildInstr(ExtOpcode, {WideTy}, {TruncOp}); in widenScalarAddSubOverflow() local
1778 MIRBuilder.buildICmp(CmpInst::ICMP_NE, MI.getOperand(1), NewOp, ExtOp); in widenScalarAddSubOverflow()
1848 unsigned ExtOp = IsSigned ? TargetOpcode::G_SEXT : TargetOpcode::G_ZEXT; in widenScalarMulo() local
1849 auto LeftOperand = MIRBuilder.buildInstr(ExtOp, {WideTy}, {LHS}); in widenScalarMulo()
1850 auto RightOperand = MIRBuilder.buildInstr(ExtOp, {WideTy}, {RHS}); in widenScalarMulo()
6784 unsigned ExtOp = IsSigned ? TargetOpcode::G_SEXT : TargetOpcode::G_ZEXT; in lowerSMULH_UMULH() local
6790 auto LHS = MIRBuilder.buildInstr(ExtOp, {WideTy}, {MI.getOperand(1)}); in lowerSMULH_UMULH()
6791 auto RHS = MIRBuilder.buildInstr(ExtOp, {WideTy}, {MI.getOperand(2)}); in lowerSMULH_UMULH()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMInstrNEON.td2955 ValueType TyQ, ValueType TyD, SDPatternOperator IntOp, SDNode ExtOp,
2961 (TyQ (ExtOp (TyD (IntOp (TyD DPR:$Vn),
3045 ValueType TyQ, ValueType TyD, SDNode OpNode, SDPatternOperator ExtOp,
3050 [(set QPR:$Vd, (OpNode (TyQ (ExtOp (TyD DPR:$Vn))),
3051 (TyQ (ExtOp (TyD DPR:$Vm)))))]> {
3058 ValueType TyQ, ValueType TyD, SDPatternOperator IntOp, SDNode ExtOp,
3063 [(set QPR:$Vd, (TyQ (ExtOp (TyD (IntOp (TyD DPR:$Vn),
3112 SDNode OpNode, SDPatternOperator ExtOp, bit Commutable>
3117 (TyQ (ExtOp (TyD DPR:$Vm)))))]> {
3676 SDNode OpNode, SDPatternOperator ExtOp, bit Commutable = 0> {
[all …]
H A DARMISelLowering.cpp12076 unsigned ExtOp = VT.bitsGT(tmp.getValueType()) ? ISD::ANY_EXTEND : ISD::TRUNCATE; in AddCombineBUILD_VECTORToVPADDL() local
12077 return DAG.getNode(ExtOp, dl, VT, tmp); in AddCombineBUILD_VECTORToVPADDL()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/
H A DSimplifyIndVar.cpp1495 Value *ExtOp = createExtendInst(Op, WideType, Cmp->isSigned(), Cmp); in widenLoopCompare() local
1496 DU.NarrowUse->replaceUsesOfWith(Op, ExtOp); in widenLoopCompare()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp6120 unsigned ExtOp = Flags.isSExt() ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerCall_64SVR4() local
6121 Arg = DAG.getNode(ExtOp, dl, MVT::i64, Arg); in LowerCall_64SVR4()
13853 ConstantSDNode *ExtOp = dyn_cast<ConstantSDNode>(Extract.getOperand(1)); in combineBVOfVecSExt() local
13854 if (!ExtOp) in combineBVOfVecSExt()
13857 Index = ExtOp->getZExtValue(); in combineBVOfVecSExt()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp6357 SDValue ExtOp = DAG.getNode(ExtOpcode, SDLoc(N), ExtVT, Op); in combineINT_TO_FP() local
6358 return DAG.getNode(Opcode, SDLoc(N), OutVT, ExtOp); in combineINT_TO_FP()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp15850 SDValue ExtOp = Src->getOperand(0); in performSignExtendInRegCombine() local
15860 SDValue Ext = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, ExtOp.getValueType(), in performSignExtendInRegCombine()
15861 ExtOp, DAG.getValueType(ExtVT)); in performSignExtendInRegCombine()
/netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/
H A DCGBuiltin.cpp7074 Value *ExtOp, Value *IndexOp, in packTBLDVectorList() argument
7078 if (ExtOp) in packTBLDVectorList()
7079 TblOps.push_back(ExtOp); in packTBLDVectorList()