/netbsd-src/lib/libc/quad/TESTS/ |
H A D | Makefile | 10 DIVREM= divrem.c ../qdivrem.c macro 11 divrem: ${DIVREM} 12 gcc -g -DSPARC_XXX ${DIVREM} -o $@
|
/netbsd-src/external/gpl3/binutils/dist/opcodes/ |
H A D | arc-tbl.h | 3902 { "div", 0x28040000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3905 { "div", 0x2804003E, 0xF8FF003F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, RB, RC… 3908 { "div", 0x28C40000, 0xF8FF0020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3920 { "div", 0x28440000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3923 { "div", 0x2844003E, 0xF8FF003F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, RB, UI… 3926 { "div", 0x28C40020, 0xF8FF0020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3938 { "div", 0x28840000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3944 { "div", 0x2E047000, 0xFFFF7000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, LI… 3947 { "div", 0x28040F80, 0xF8FF0FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3950 { "div", 0x2E04703E, 0xFFFF703F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, LIMM, … [all …]
|
H A D | ChangeLog-2016 | 327 * arc-tbl.h (div, divu): All instructions are DIVREM class.
|
/netbsd-src/external/gpl3/binutils.old/dist/opcodes/ |
H A D | arc-tbl.h | 3902 { "div", 0x28040000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3905 { "div", 0x2804003E, 0xF8FF003F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, RB, RC… 3908 { "div", 0x28C40000, 0xF8FF0020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3920 { "div", 0x28440000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3923 { "div", 0x2844003E, 0xF8FF003F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, RB, UI… 3926 { "div", 0x28C40020, 0xF8FF0020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3938 { "div", 0x28840000, 0xF8FF0000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RB_CHK, RB… 3944 { "div", 0x2E047000, 0xFFFF7000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, LI… 3947 { "div", 0x28040F80, 0xF8FF0FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { RA_CHK, RB… 3950 { "div", 0x2E04703E, 0xFFFF703F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DIVREM, DIV, { ZA, LIMM, … [all …]
|
H A D | ChangeLog-2016 | 327 * arc-tbl.h (div, divu): All instructions are DIVREM class.
|
/netbsd-src/external/gpl3/binutils.old/dist/include/opcode/ |
H A D | arc.h | 55 DIVREM, enumerator
|
/netbsd-src/external/gpl3/binutils/dist/include/opcode/ |
H A D | arc.h | 55 DIVREM, enumerator
|
/netbsd-src/external/gpl3/gcc/dist/gcc/config/arc/ |
H A D | arc.opt | 131 Target Mask(DIVREM)
|
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/arc/ |
H A D | arc.opt | 131 Target Report Mask(DIVREM)
|
/netbsd-src/external/gpl3/binutils/dist/include/ |
H A D | ChangeLog-2016 | 79 * opcode/arc.h (insn_class_t): Add DIVREM, LOAD, MOVE, MPY, STORE
|
/netbsd-src/external/gpl3/gdb.old/dist/include/ |
H A D | ChangeLog-2016 | 79 * opcode/arc.h (insn_class_t): Add DIVREM, LOAD, MOVE, MPY, STORE
|
/netbsd-src/external/gpl3/gdb/dist/include/ |
H A D | ChangeLog-2016 | 79 * opcode/arc.h (insn_class_t): Add DIVREM, LOAD, MOVE, MPY, STORE
|
/netbsd-src/external/gpl3/binutils.old/dist/include/ |
H A D | ChangeLog-2016 | 79 * opcode/arc.h (insn_class_t): Add DIVREM, LOAD, MOVE, MPY, STORE
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 2061 SDValue DIVREM = DAG.getNode(ISD::SDIVREM, DL, DAG.getVTList(HalfVT, HalfVT), in LowerSDIVREM() local 2064 DAG.getNode(ISD::SIGN_EXTEND, DL, VT, DIVREM.getValue(0)), in LowerSDIVREM() 2065 DAG.getNode(ISD::SIGN_EXTEND, DL, VT, DIVREM.getValue(1)) in LowerSDIVREM()
|
/netbsd-src/external/gpl3/gdb/dist/opcodes/ |
H A D | ChangeLog-2016 | 327 * arc-tbl.h (div, divu): All instructions are DIVREM class.
|