Home
last modified time | relevance | path

Searched refs:CACHE_FIFO_SIZE (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Drv770d.h577 #define CACHE_FIFO_SIZE(x) ((x) << 0) macro
H A Dnid.h391 #define CACHE_FIFO_SIZE(x) ((x) << 0) macro
H A Dradeon_rv770.c1469 sq_ms_fifo_sizes = (CACHE_FIFO_SIZE(16 * rdev->config.rv770.sq_num_cf_insts) | in rv770_gpu_init()
H A Devergreend.h1088 #define CACHE_FIFO_SIZE(x) ((x) << 0) macro
H A Dr600d.h477 #define CACHE_FIFO_SIZE(x) ((x) << 0) macro
H A Dradeon_ni.c1216 WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev->config.cayman.sq_num_cf_insts) | in cayman_gpu_init()
H A Dradeon_r600.c2223 tmp = (CACHE_FIFO_SIZE(0xa) | in r600_gpu_init()
H A Dradeon_evergreen.c3570 WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev->config.evergreen.sq_num_cf_insts) | in evergreen_gpu_init()