Home
last modified time | relevance | path

Searched refs:ArgRC (Results 1 – 5 of 5) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp783 const TargetRegisterClass *ArgRC; in passSpecialInputs() local
786 std::tie(OutgoingArg, ArgRC, ArgTy) = in passSpecialInputs()
795 assert(IncomingArgRC == ArgRC); in passSpecialInputs()
800 LI->loadInputValue(InputReg, MIRBuilder, IncomingArg, ArgRC, ArgTy); in passSpecialInputs()
819 const TargetRegisterClass *ArgRC; in passSpecialInputs() local
822 std::tie(OutgoingArg, ArgRC, ArgTy) = in passSpecialInputs()
825 std::tie(OutgoingArg, ArgRC, ArgTy) = in passSpecialInputs()
828 std::tie(OutgoingArg, ArgRC, ArgTy) = in passSpecialInputs()
H A DAMDGPULegalizerInfo.h95 const TargetRegisterClass *ArgRC, LLT ArgTy) const;
H A DAMDGPULegalizerInfo.cpp2722 const TargetRegisterClass *ArgRC, in loadInputValue() argument
2728 Register LiveIn = getFunctionLiveInPhysReg(B.getMF(), B.getTII(), SrcReg, *ArgRC, in loadInputValue()
2756 const TargetRegisterClass *ArgRC; in loadInputValue() local
2758 std::tie(Arg, ArgRC, ArgTy) = MFI->getPreloadedValue(ArgType); in loadInputValue()
2762 return loadInputValue(DstReg, B, Arg, ArgRC, ArgTy); in loadInputValue()
H A DSIISelLowering.cpp2722 const TargetRegisterClass *ArgRC; in passSpecialInputs() local
2725 std::tie(OutgoingArg, ArgRC, ArgTy) = in passSpecialInputs()
2735 assert(IncomingArgRC == ArgRC); in passSpecialInputs()
2738 EVT ArgVT = TRI->getSpillSize(*ArgRC) == 8 ? MVT::i64 : MVT::i32; in passSpecialInputs()
2742 InputReg = loadInputValue(DAG, ArgRC, ArgVT, DL, *IncomingArg); in passSpecialInputs()
2766 const TargetRegisterClass *ArgRC; in passSpecialInputs() local
2769 std::tie(OutgoingArg, ArgRC, Ty) = in passSpecialInputs()
2772 std::tie(OutgoingArg, ArgRC, Ty) = in passSpecialInputs()
2775 std::tie(OutgoingArg, ArgRC, Ty) = in passSpecialInputs()
2792 InputReg = loadInputValue(DAG, ArgRC, MVT::i32, DL, *IncomingArgX); in passSpecialInputs()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp16037 const TargetRegisterClass *ArgRC = in canMergeExpensiveCrossRegisterBankCopy() local
16040 if (ArgRC == ResRC || !TLI.isOperationLegal(ISD::LOAD, ResVT)) in canMergeExpensiveCrossRegisterBankCopy()
16048 if (!TRI || TRI->getCommonSubClass(ArgRC, ResRC)) in canMergeExpensiveCrossRegisterBankCopy()