| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Support/ |
| H A D | Allocator.h | 181 uintptr_t AlignedAddr = alignAddr(NewSlab, Alignment); in Allocate() local
182 assert(AlignedAddr + Size <= (uintptr_t)NewSlab + PaddedSize); in Allocate()
183 char *AlignedPtr = (char*)AlignedAddr; in Allocate()
191 uintptr_t AlignedAddr = alignAddr(CurPtr, Alignment); in Allocate() local
192 assert(AlignedAddr + SizeToAllocate <= (uintptr_t)End && in Allocate()
194 char *AlignedPtr = (char*)AlignedAddr; in Allocate()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | AtomicExpandPass.cpp | 585 Value *AlignedAddr = nullptr; member
608 PrintObj(PMV.AlignedAddr); in operator <<()
653 PMV.AlignedAddr = Addr; in createMaskInstrs()
665 PMV.AlignedAddr = Builder.CreateIntToPtr( in createMaskInstrs()
790 OldResult = insertRMWCmpXchgLoop(Builder, PMV.WordType, PMV.AlignedAddr, in expandPartwordAtomicRMW()
796 OldResult = insertRMWLLSCLoop(Builder, PMV.WordType, PMV.AlignedAddr, in expandPartwordAtomicRMW()
832 Builder.CreateAtomicRMW(Op, PMV.AlignedAddr, NewOperand, in widenPartwordAtomicRMW()
909 LoadInst *InitLoaded = Builder.CreateLoad(PMV.WordType, PMV.AlignedAddr); in expandPartwordCmpXchg()
923 PMV.AlignedAddr, FullWord_Cmp, FullWord_NewVal, PMV.AlignedAddrAlignment, in expandPartwordCmpXchg()
997 Builder, AI, PMV.AlignedAddr, ValOperand_Shifted, PMV.Mask, PMV.ShiftAmt, in expandAtomicRMWToMaskedIntrinsic()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 442 Value *AlignedAddr, Value *Incr,
449 Value *AlignedAddr, Value *CmpVal,
|
| H A D | RISCVISelLowering.cpp | 8351 IRBuilder<> &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic() argument
8356 Type *Tys[] = {AlignedAddr->getType()}; in emitMaskedAtomicRMWIntrinsic()
8382 {AlignedAddr, Incr, Mask, SextShamt, Ordering}); in emitMaskedAtomicRMWIntrinsic()
8385 Builder.CreateCall(LrwOpScwLoop, {AlignedAddr, Incr, Mask, Ordering}); in emitMaskedAtomicRMWIntrinsic()
8403 IRBuilder<> &Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, in emitMaskedAtomicCmpXchgIntrinsic() argument
8414 Type *Tys[] = {AlignedAddr->getType()}; in emitMaskedAtomicCmpXchgIntrinsic()
8418 MaskedCmpXchg, {AlignedAddr, CmpVal, NewVal, Mask, Ordering}); in emitMaskedAtomicCmpXchgIntrinsic()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 1660 Register AlignedAddr = RegInfo.createVirtualRegister(RCp); in emitAtomicBinaryPartword() local
1779 BuildMI(BB, DL, TII->get(ABI.GetPtrAndOp()), AlignedAddr) in emitAtomicBinaryPartword()
1806 .addReg(AlignedAddr) in emitAtomicBinaryPartword()
1909 Register AlignedAddr = RegInfo.createVirtualRegister(RCp); in emitAtomicCmpSwapPartword() local
1966 BuildMI(BB, DL, TII->get(ArePtrs64bit ? Mips::AND64 : Mips::AND), AlignedAddr) in emitAtomicCmpSwapPartword()
1998 .addReg(AlignedAddr) in emitAtomicCmpSwapPartword()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1882 Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic() argument
1892 IRBuilder<> &Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, in emitMaskedAtomicCmpXchgIntrinsic() argument
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 3921 SDValue AlignedAddr = DAG.getNode(ISD::AND, DL, PtrVT, Addr, in lowerATOMIC_LOAD_OP() local
3950 SDValue Ops[] = { ChainIn, AlignedAddr, Src2, BitShift, NegBitShift, in lowerATOMIC_LOAD_OP()
4037 SDValue AlignedAddr = DAG.getNode(ISD::AND, DL, PtrVT, Addr, in lowerATOMIC_CMP_SWAP() local
4053 SDValue Ops[] = { ChainIn, AlignedAddr, CmpVal, SwapVal, BitShift, in lowerATOMIC_CMP_SWAP()
|