| /netbsd-src/external/gpl3/gcc/dist/gcc/config/i386/ |
| H A D | i386.opt | 711 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX and AVX2 built-in functions and code gener… 715 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F built-in functions and c… 719 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512PF built-in fu… 723 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512ER built-in fu… 727 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512CD built-in fu… 731 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512DQ built-in fu… 735 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512BW built-in fu… 739 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512VL built-in fu… 743 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512IFMA built-in … 747 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512VBMI built-in … [all …]
|
| H A D | i386-isa.def | 50 DEF_PTA(AVX2)
|
| /netbsd-src/external/gpl3/binutils/dist/opcodes/ |
| H A D | i386-opc.tbl | 1655 vmovntdqa, 0x662a, AVX|AVX2, Modrm|Vex|Space0F38|VexWIG|CheckOperandSize|NoSuf, { Xmmword|Ymmword|U… 1665 vmpsadbw, 0x6642, AVX|AVX2, Modrm|Vex|Space0F3A|VexVVVV|VexWIG|CheckOperandSize|NoSuf, { Imm8|Imm8S… 1669 vpabs<bw>, 0x661c | <bw:opc>, AVX|AVX2, Modrm|Vex|Space0F38|VexWIG|CheckOperandSize|NoSuf, { Unspec… 1670 vpabsd, 0x661e, AVX|AVX2, Modrm|Vex|Space0F38|VexWIG|CheckOperandSize|NoSuf, { Unspecified|BaseInde… 1671 vpackssdw, 0x666b, AVX|AVX2, Modrm|Vex|Space0F|VexVVVV|VexWIG|CheckOperandSize|NoSuf, { Unspecified… 1672 vpacksswb, 0x6663, AVX|AVX2, Modrm|Vex|Space0F|VexVVVV|VexWIG|CheckOperandSize|NoSuf, { Unspecified… 1673 vpackusdw, 0x662b, AVX|AVX2, Modrm|Vex|Space0F38|VexVVVV|VexWIG|CheckOperandSize|NoSuf, { Unspecifi… 1674 vpackuswb, 0x6667, AVX|AVX2, Modrm|Vex|Space0F|VexVVVV|VexWIG|CheckOperandSize|NoSuf, { Unspecified… 1675 vpadds<bw>, 0x66ec | <bw:opc>, AVX|AVX2, Modrm|C|Vex|Space0F|VexVVVV|VexWIG|CheckOperandSize|NoSuf,… 1676 vpadd<bw>, 0x66fc | <bw:opc>, AVX|AVX2, Modrm|C|Vex|Space0F|VexVVVV|VexWIG|CheckOperandSize|NoSuf, … [all …]
|
| /netbsd-src/external/gpl3/gcc.old/dist/gcc/config/i386/ |
| H A D | i386.opt | 695 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX and AVX2 built-in functions and code gener… 699 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F built-in functions and c… 703 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512PF built-in fu… 707 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512ER built-in fu… 711 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512CD built-in fu… 715 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512DQ built-in fu… 719 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512BW built-in fu… 723 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512VL built-in fu… 727 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512IFMA built-in … 731 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2 and AVX512F and AVX512VBMI built-in … [all …]
|
| /netbsd-src/crypto/external/bsd/openssl/dist/ |
| H A D | NOTES-VALGRIND.md | 51 As of valgrind-3.15.0 on Linux/x86_64, instructions up to AVX2 are 52 supported. Setting the following disables instructions beyond AVX2:
|
| /netbsd-src/crypto/external/bsd/openssl.old/dist/doc/man3/ |
| H A D | OPENSSL_ia32cap.pod | 93 =item bit #64+5 denoting availability of AVX2 instructions; 121 ':~0x20' would disable AVX2 code paths, and ':0' - all post-AVX 133 AVX2 | 2.22 | 2.10 | 3.1
|
| /netbsd-src/external/apache2/argon2/dist/phc-winner-argon2/ |
| H A D | CHANGELOG.md | 3 * AVX2/AVX-512F optimizations of BLAMKA
|
| /netbsd-src/crypto/external/bsd/openssl/dist/doc/man3/ |
| H A D | OPENSSL_ia32cap.pod | 93 =item bit #64+5 denoting availability of AVX2 instructions; 123 C<:~0x20> would disable AVX2 code paths, and C<:0> - all post-AVX
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/Basic/Targets/ |
| H A D | X86.cpp | 321 .Case("+avx2", AVX2) in handleTargetFeatures() 748 case AVX2: in getTargetDefines() 781 case AVX2: in getTargetDefines() 929 .Case("avx2", SSELevel >= AVX2) in hasFeature()
|
| H A D | X86.h | 61 AVX2, enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86Subtarget.h | 62 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512F enumerator 635 bool hasAVX2() const { return X86SSELevel >= AVX2; } in hasAVX2()
|
| H A D | X86.td | 124 def FeatureAVX2 : SubtargetFeature<"avx2", "X86SSELevel", "AVX2", 125 "Enable AVX2 instructions", 407 // Gather is available since Haswell (AVX2 set). So technically, we can 408 // generate Gathers on all AVX2 processors. But the overhead on HSW is high.
|
| H A D | X86InstrFormats.td | 767 // AVX2 Instruction Templates: 768 // Instructions introduced in AVX2 (no SSE equivalent forms) 770 // AVX28I - AVX2 instructions with T8PD prefix. 771 // AVX2AIi8 - AVX2 instructions with TAPD prefix and ImmT = Imm8.
|
| /netbsd-src/sys/external/mit/xen-include-public/dist/xen/include/public/arch-x86/ |
| H A D | cpufeatureset.h | 199 XEN_CPUFEATURE(AVX2, 5*32+ 5) /*A AVX2 instructions */
|
| /netbsd-src/sys/external/isc/libsodium/dist/ |
| H A D | configure.ac | 445 AC_MSG_CHECKING(for AVX2 instructions set) 448 # error NativeClient detected - Avoiding AVX2 opcodes 458 AC_DEFINE([HAVE_AVX2INTRIN_H], [1], [AVX2 is available]) 463 # error NativeClient detected - Avoiding AVX2 opcodes
|
| H A D | ChangeLog | 100 - An AVX2 optimized implementation of the Argon2 round function was 125 - AVX2 implementations of Salsa20 and ChaCha20 have been added. They 141 - AVX2 detection is more reliable. 161 - AVX2 detection was fixed, resulting in faster Blake2b hashing on 188 - A speed-record AVX2 implementation of BLAKE2b was added (thanks to
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/ |
| H A D | VFABIDemangling.cpp | 40 .Case("d", VFISAKind::AVX2) in tryParseISA()
|
| /netbsd-src/crypto/external/bsd/openssl/dist/test/recipes/30-test_evp_data/ |
| H A D | evpmac_poly1305.txt | 183 # AVX2 in poly1305-x86.pl failed this with 176+32 split
|
| /netbsd-src/external/apache2/llvm/dist/llvm/docs/ |
| H A D | TestingGuide.rst | 410 of a specific sub-architecture, for example only to Intel chips that support ``AVX2``. 419 ; RUN: llc -mcpu=core-avx2 < %s | FileCheck %s -check-prefix=AVX2 429 ; AVX2: @test1 430 ; AVX2: vpsubusw LCPI0_0(%rip), %xmm0, %xmm0
|
| /netbsd-src/external/gpl3/gcc.old/dist/libgfortran/ |
| H A D | acinclude.m4 | 416 dnl Check for AVX2 429 [Define if AVX2 instructions can be compiled.]),
|
| /netbsd-src/external/gpl3/gcc/dist/libgfortran/ |
| H A D | acinclude.m4 | 416 dnl Check for AVX2 429 [Define if AVX2 instructions can be compiled.]),
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Support/ |
| H A D | X86TargetParser.def | 114 X86_FEATURE_COMPAT(AVX2, "avx2")
|
| /netbsd-src/external/mit/isl/dist/m4/ |
| H A D | ax_cc_maxopt.m4 | 127 …*3?6[[cf]]?:*:*:*|*4?6[[56]]?:*:*:*) icc_flags="-xCORE-AVX2 -xCORE-AVX-I -xAVX -SSE4.2 -xS -xT -xB…
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Analysis/ |
| H A D | VectorUtils.h | 49 AVX2, // x86 AVX2 enumerator
|
| /netbsd-src/crypto/external/bsd/openssl.old/dist/test/recipes/30-test_evp_data/ |
| H A D | evpmac.txt | 533 # AVX2 in poly1305-x86.pl failed this with 176+32 split
|