Home
last modified time | relevance | path

Searched refs:ADDL (Results 1 – 13 of 13) sorted by relevance

/netbsd-src/external/gpl3/gcc/dist/gcc/config/alpha/
H A Dev5.md129 ; than an ADDL instruction, which produced one of its operands, has a
131 ; later than the ADDL instruction, the latency is 9 (8 + 1).
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/alpha/
H A Dev5.md129 ; than an ADDL instruction, which produced one of its operands, has a
131 ; later than the ADDL instruction, the latency is 9 (8 + 1).
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64SchedTSV110.td580 def : InstRW<[TSV110Wr_4cyc_1FSU1_1FSU2], (instregex "^[SU]?ADDL?V(v8i8|v4i16|v2i32)v$")>;
582 def : InstRW<[TSV110Wr_8cyc_1FSU1_1FSU2], (instregex "^[SU]?ADDL?V(v8i16|v4i32)v$")>;
584 def : InstRW<[TSV110Wr_8cyc_1FSU1_1FSU2], (instregex "^[SU]?ADDL?Vv16i8v$")>;
H A DAArch64SchedA57.td365 def : InstRW<[A57Write_4cyc_1X], (instregex "^[SU]?ADDL?V(v8i8|v4i16|v2i32)v$")>;
367 def : InstRW<[A57Write_7cyc_1V_1X], (instregex "^[SU]?ADDL?V(v8i16|v4i32)v$")>;
369 def : InstRW<[A57Write_8cyc_2X], (instregex "^[SU]?ADDL?Vv16i8v$")>;
H A DAArch64SchedExynosM5.td778 def : InstRW<[M5WriteNHAD3], (instregex "^[SU]?ADDL?Pv")>;
786 def : InstRW<[M5WriteNHAD3], (instregex "^[SU]?ADDL?Vv")>;
H A DAArch64SchedExynosM4.td730 def : InstRW<[M4WriteNHAD3], (instregex "^[SU]?ADDL?Pv")>;
738 def : InstRW<[M4WriteNHAD3], (instregex "^[SU]?ADDL?Vv")>;
H A DAArch64SchedThunderX2T99.td1287 (instregex "^[SU]?ADDL?V(v8i8|v4i16|v2i32)v$")>;
1290 (instregex "^[SU]?ADDL?V(v8i16|v4i32)v$")>;
1293 (instregex "^[SU]?ADDL?Vv16i8v$")>;
H A DAArch64SchedThunderX3T110.td1395 (instregex "^[SU]?ADDL?V(v8i8|v4i16|v2i32)v$")>;
1398 (instregex "^[SU]?ADDL?V(v8i16|v4i32)v$")>;
1401 (instregex "^[SU]?ADDL?Vv16i8v$")>;
H A DAArch64SchedExynosM3.td608 def : InstRW<[M3WriteNMSC3], (instregex "^[SU]?ADDL?Pv")>;
H A DAArch64SchedA64FX.td1663 (instregex "^[SU]?ADDL?V(v8i8|v4i16|v2i32)v$")>;
1666 (instregex "^[SU]?ADDL?V(v8i16|v4i32)v$")>;
1669 (instregex "^[SU]?ADDL?Vv16i8v$")>;
/netbsd-src/sys/arch/hppa/hppa/
H A Ddb_disasm.c567 #define ADDL 0x02, 0x50, 20, 7 /* ADD LOGICAL */ macro
1047 { ADDL, 0, "addl", addDasm },
/netbsd-src/external/gpl3/gcc/dist/gcc/
H A DChangeLog-200112949 Reorganize. Handle ADDL like GR, add GR_AND_BR. Handle TFmode.
H A DChangeLog-201817451 ADDB, ADDW and ADDL into a single ADD attribute which selects the