| /minix3/external/bsd/llvm/dist/llvm/test/CodeGen/X86/ |
| H A D | handle-move.ll | 8 ; %EDX has a live range into the function and is used by the DIV32r. 11 …4B -> 180B: DIV32r %vreg4, %EAX<imp-def>, %EDX<imp-def,dead>, %EFLAGS<imp-def,dead>, %EAX<imp-use,… 28 … -> 180B: DIV32r %vreg4, %EAX<imp-def,dead>, %EDX<imp-def>, %EFLAGS<imp-def,dead>, %EAX<imp-use,ki… 62 ; handleMove 208B -> 36B: %EDX<def> = MOV32r0 %EFLAGS<imp-def,dead>
|
| H A D | inline-asm-tied.ll | 4 ; CHECK: movl [[EDX:%e..]], 4(%esp) 5 ; CHECK: movl [[EDX]], 4(%esp)
|
| H A D | 2008-09-17-inline-asm-1.ll | 4 ; %0 must not be put in EAX or EDX. 10 ; In the second asm, $0 and $2 must not be put in EDX.
|
| H A D | abi-isel.ll | 1684 ; DARWIN-32-DYNAMIC-NEXT: movl L_dst$non_lazy_ptr, [[EDX:%e.x]] 1685 ; DARWIN-32-DYNAMIC-NEXT: movl [[ECX]], ([[EDX]],[[EAX]],4) 1693 ; DARWIN-32-PIC-NEXT: movl L_src$non_lazy_ptr-L24$pb([[EAX]]), [[EDX:%e.x]] 1694 ; DARWIN-32-PIC-NEXT: movl ([[EDX]],[[ECX]],4), [[EDX:%e.x]] 1696 ; DARWIN-32-PIC-NEXT: movl [[EDX]], ([[EAX]],[[ECX]],4) 1762 ; DARWIN-32-DYNAMIC-NEXT: movl L_xdst$non_lazy_ptr, [[EDX:%e.x]] 1763 ; DARWIN-32-DYNAMIC-NEXT: movl [[ECX]], ([[EDX]],[[EAX]],4) 1771 ; DARWIN-32-PIC-NEXT: movl L_xsrc$non_lazy_ptr-L25$pb([[EAX]]), [[EDX:%e.x]] 1772 ; DARWIN-32-PIC-NEXT: movl ([[EDX]],[[ECX]],4), [[EDX:%e.x]] 1774 ; DARWIN-32-PIC-NEXT: movl [[EDX]], ([[EAX]],[[ECX]],4) [all …]
|
| H A D | misched-copy.ll | 13 ; CHECK-NEXT: MUL32r %vreg{{[0-9]+}}, %EAX<imp-def>, %EDX<imp-def>, %EFLAGS<imp-def,dead>, %EAX<imp…
|
| H A D | 2010-02-23-RematImplicitSubreg.ll | 9 ; sub-registers %DX and %EDX.
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Support/ |
| H A D | Host.cpp | 219 unsigned EAX = 0, EBX = 0, ECX = 0, EDX = 0; in getHostCPUName() local 220 if (GetX86CpuIDAndInfo(0x1, &EAX, &EBX, &ECX, &EDX)) in getHostCPUName() 242 !GetX86CpuIDAndInfoEx(0x7, 0x0, &EAX, &EBX, &ECX, &EDX) && in getHostCPUName() 244 GetX86CpuIDAndInfo(0x80000001, &EAX, &EBX, &ECX, &EDX); in getHostCPUName() 245 bool Em64T = (EDX >> 29) & 0x1; in getHostCPUName()
|
| /minix3/sys/arch/i386/include/ |
| H A D | ipkdb.h | 37 #define EDX 2 macro
|
| H A D | bioscall.h | 84 #define EDX r_dx.biosreg_long macro
|
| /minix3/external/bsd/llvm/dist/llvm/include/llvm/Support/ |
| H A D | Solaris.h | 37 #undef EDX
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86CallingConv.td | 39 CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX]>>, 93 CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX]>>, 124 CCIfType<[i32], CCAssignToReg<[ESI, EBP, EAX, EDX]>> 252 CCIfType<[i32], CCAssignToReg<[EDI, ESI, EDX, ECX, R8D, R9D]>>, 326 CCIfType<[i32], CCAssignToRegWithShadow<[ECX , EDX , R8D , R9D ], 484 CCIfNotVarArg<CCIfInReg<CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX]>>>>, 497 // The first 2 integer arguments are passed in ECX/EDX 498 CCIfInReg<CCIfType<[i32], CCAssignToReg<[ECX, EDX]>>>, 570 // The first 2 integer arguments are passed in ECX/EDX 571 CCIfType<[i32], CCAssignToReg<[ECX, EDX]>>, [all …]
|
| H A D | X86InstrArithmetic.td | 72 // EAX,EDX = EAX*GR32 73 let Defs = [EAX,EDX,EFLAGS], Uses = [EAX], hasSideEffects = 0 in 76 [/*(set EAX, EDX, EFLAGS, (X86umul_flag EAX, GR32:$src))*/], 99 // EAX,EDX = EAX*[mem32] 100 let Defs = [EAX,EDX,EFLAGS], Uses = [EAX] in 119 // EAX,EDX = EAX*GR32 120 let Defs = [EAX,EDX,EFLAGS], Uses = [EAX] in 138 // EAX,EDX = EAX*[mem32] 139 let Defs = [EAX,EDX,EFLAGS], Uses = [EAX] in 303 let Defs = [EAX,EDX,EFLAGS], Uses = [EAX,EDX] in [all …]
|
| H A D | X86RegisterInfo.cpp | 565 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 577 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 614 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 650 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 651 return X86::EDX; in getX86SubSuperRegister() 686 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister()
|
| H A D | X86RegisterInfo.td | 106 def EDX : X86Reg<"edx", 2, [DX]>, DwarfRegNum<[-2, 2, 2]>; 130 def RDX : X86Reg<"rdx", 2, [EDX]>, DwarfRegNum<[1, -2, -2]>; 337 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP, 367 def GR32_ABCD : RegisterClass<"X86", [i32], 32, (add EAX, ECX, EDX, EBX)>; 369 def GR32_TC : RegisterClass<"X86", [i32], 32, (add EAX, ECX, EDX)>; 388 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP)>; 413 // A class to support the 'A' assembler constraint: EAX then EDX. 414 def GR32_AD : RegisterClass<"X86", [i32], 32, (add EAX, EDX)>;
|
| H A D | README-SSE.txt | 200 %EDX = MOV32rm <fi#3>, 1, %NOREG, 0 201 ADD32rm %EAX<def&use>, %EDX, 1, %NOREG, 0 202 %EDX = MOV32rm <fi#7>, 1, %NOREG, 0 203 %EDX = MOV32rm %EDX, 1, %NOREG, 40 204 IMUL32rr %EAX<def&use>, %EDX
|
| H A D | X86InstrExtension.td | 25 let Defs = [EAX,EDX], Uses = [EAX] in 27 "{cltd|cdq}", [], IIC_CBW>, OpSize32; // EDX:EAX = signext(EAX)
|
| H A D | X86InstrSystem.td | 464 let Defs = [EAX, EBX, ECX, EDX], Uses = [EAX, ECX] in 478 let Defs = [EDX, EAX], Uses = [ECX] in 481 let Uses = [EDX, EAX, ECX] in
|
| H A D | X86InstrCompiler.td | 133 // popped from the x87 stack, and the return value is given in EDX:EAX. ECX is 139 let Defs = [EAX, EDX, ECX, EFLAGS], FPForm = SpecialFP in { 412 let Defs = [EAX, ECX, EDX, FP0, FP1, FP2, FP3, FP4, FP5, FP6, FP7, 697 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX, EBX, ECX, EDX],
|
| /minix3/external/bsd/llvm/dist/llvm/test/TableGen/ |
| H A D | TargetInstrInfo.td | 42 def EDX; 146 def IN8rr : Inst<(ops), "in AL, EDX", 0xEC, RawFrm, 147 [(set AL, (unspec EDX))]>;
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.h | 49 EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7 enumerator
|
| H A D | X86AsmBackend.cpp | 447 case X86::EDX: in PushInstrSize() 631 X86::EBX, X86::ECX, X86::EDX, X86::EDI, X86::ESI, X86::EBP, 0 in getCompactUnwindRegNum()
|
| /minix3/crypto/external/bsd/openssl/dist/doc/crypto/ |
| H A D | OPENSSL_ia32cap.pod | 15 containing IA-32 processor capabilities bit vector as it appears in EDX
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 137 ENTRY(EDX) \ 155 ENTRY(EDX) \
|
| /minix3/external/bsd/libpcap/dist/msdos/ |
| H A D | ndis_0.asm | 164 mov edx, [esp+12] ; DS:EDX -> result data
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86Operand.h | 369 case X86::RDX: return X86::EDX; in getGR32FromGR64()
|