Home
last modified time | relevance | path

Searched refs:BaseOffs (Results 1 – 15 of 15) sorted by relevance

/minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/
H A DCodeGenPrepare.cpp1312 (BaseGV == O.BaseGV) && (BaseOffs == O.BaseOffs) && in operator ==()
1334 if (BaseOffs) { in print()
1336 << BaseOffs; in print()
1916 TestAddrMode.BaseOffs += CI->getSExtValue()*TestAddrMode.Scale; in MatchScaledValue()
2468 AddrMode.BaseOffs += ConstantOffset; in MatchOperationAddr()
2474 AddrMode.BaseOffs -= ConstantOffset; in MatchOperationAddr()
2483 AddrMode.BaseOffs += ConstantOffset; in MatchOperationAddr()
2508 AddrMode.BaseOffs += ConstantOffset; in MatchOperationAddr()
2585 AddrMode.BaseOffs += CI->getSExtValue(); in MatchAddr()
2588 AddrMode.BaseOffs -= CI->getSExtValue(); in MatchAddr()
[all …]
H A DBasicTargetTransformInfo.cpp156 AM.BaseOffs = BaseOffset; in isLegalAddressingMode()
167 AM.BaseOffs = BaseOffset; in getScalingFactorCost()
H A DTargetLoweringBase.cpp1482 if (AM.BaseOffs <= -(1LL << 16) || AM.BaseOffs >= (1LL << 16)-1) in isLegalAddressingMode()
1494 if (AM.HasBaseReg && AM.BaseOffs) // "r+r+i" is not allowed. in isLegalAddressingMode()
1499 if (AM.HasBaseReg || AM.BaseOffs) // 2*r+r or 2*r+i is not allowed. in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Analysis/
H A DBasicAliasAnalysis.cpp293 DecomposeGEPExpression(const Value *V, int64_t &BaseOffs, in DecomposeGEPExpression() argument
301 BaseOffs = 0; in DecomposeGEPExpression()
366 BaseOffs += DL->getStructLayout(STy)->getElementOffset(FieldNo); in DecomposeGEPExpression()
373 BaseOffs += DL->getTypeAllocSize(*GTI)*CIdx->getSExtValue(); in DecomposeGEPExpression()
393 BaseOffs += IndexOffset.getSExtValue()*Scale; in DecomposeGEPExpression()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1925 return AM.Scale == 0 && isImmUs(AM.BaseOffs) && isImmUs4(AM.BaseOffs); in isLegalAddressingMode()
1931 AM.BaseOffs%4 == 0; in isLegalAddressingMode()
1938 return isImmUs(AM.BaseOffs); in isLegalAddressingMode()
1941 return AM.Scale == 1 && AM.BaseOffs == 0; in isLegalAddressingMode()
1946 return isImmUs2(AM.BaseOffs); in isLegalAddressingMode()
1949 return AM.Scale == 2 && AM.BaseOffs == 0; in isLegalAddressingMode()
1953 return isImmUs4(AM.BaseOffs); in isLegalAddressingMode()
1956 return AM.Scale == 4 && AM.BaseOffs == 0; in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/include/llvm/Target/
H A DTargetLowering.h1390 int64_t BaseOffs; member
1393 AddrMode() : BaseGV(nullptr), BaseOffs(0), HasBaseReg(false), Scale(0) {} in AddrMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/R600/
H A DSIISelLowering.cpp278 if (!isUInt<16>(AM.BaseOffs)) in isLegalAddressingMode()
286 if (AM.HasBaseReg && AM.BaseOffs) // "r+r+i" is not allowed. in isLegalAddressingMode()
291 if (AM.HasBaseReg || AM.BaseOffs) // 2*r+r or 2*r+i is not allowed. in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1635 if (AM.BaseOffs <= -(1LL << 13) || AM.BaseOffs >= (1LL << 13)-1) { in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp9561 if (AM.BaseOffs <= -(1LL << 16) || AM.BaseOffs >= (1LL << 16)-1) in isLegalAddressingMode()
9573 if (AM.HasBaseReg && AM.BaseOffs) // "r+r+i" is not allowed. in isLegalAddressingMode()
9578 if (AM.HasBaseReg || AM.BaseOffs) // 2*r+r or 2*r+i is not allowed. in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp3708 if (AM.BaseOffs || AM.HasBaseReg || AM.Scale) in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp365 if (!isInt<20>(AM.BaseOffs)) in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp6634 if (AM.HasBaseReg && AM.BaseOffs && AM.Scale) in isLegalAddressingMode()
6648 int64_t Offset = AM.BaseOffs; in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp10146 if (!isLegalAddressImmediate(AM.BaseOffs, VT, Subtarget)) in isLegalAddressingMode()
10162 if (AM.BaseOffs) in isLegalAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp8209 AM.BaseOffs = Offset->getSExtValue(); in canFoldInAddressingMode()
8217 AM.BaseOffs = -Offset->getSExtValue(); in canFoldInAddressingMode()
/minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp20103 if (!X86::isOffsetSuitableForCodeModel(AM.BaseOffs, M, AM.BaseGV != nullptr)) in isLegalAddressingMode()
20121 Subtarget->is64Bit() && (AM.BaseOffs || AM.Scale > 1)) in isLegalAddressingMode()