Home
last modified time | relevance | path

Searched refs:vsla (Results 1 – 5 of 5) sorted by relevance

/llvm-project/llvm/test/MC/VE/
H A DVSLAX.s6 # CHECK-INST: vsla.l %v11, %v22, %s20
8 vsla.l %v11, %v22, %s20
10 # CHECK-INST: vsla.l %vix, %vix, %vix
12 vsla.l %vix, %vix, %vix
14 # CHECK-INST: vsla.l %vix, %v22, 22
16 vsla.l %vix, %v22, 22
18 # CHECK-INST: vsla.l %v11, %v22, 63, %vm11
20 vsla.l %v11, %v22, 63, %vm11
22 # CHECK-INST: vsla.l %v11, %v23, %v22, %vm11
24 vsla.l %v11, %v23, %v22, %vm11
H A DVSLA.s6 # CHECK-INST: vsla.w.sx %v11, %v22, %s20
8 vsla.w.sx %v11, %v22, %s20
10 # CHECK-INST: vsla.w.sx %vix, %vix, %vix
12 vsla.w.sx %vix, %vix, %vix
14 # CHECK-INST: vsla.w.sx %vix, %vix, %vix
24 vsla.w.zx %vix, %v22, 22
28 vsla.w %vix, %v22, 22
/llvm-project/llvm/test/CodeGen/VE/VELIntrinsics/
H A Dvsla.ll16 ; CHECK-NEXT: vsla.w.sx %v0, %v0, %v1
31 ; CHECK-NEXT: vsla.w.sx %v2, %v0, %v1
50 ; CHECK-NEXT: vsla.w.sx %v0, %v0, %s0
66 ; CHECK-NEXT: vsla.w.sx %v1, %v0, %s0
84 ; CHECK-NEXT: vsla.w.sx %v0, %v0, 8
96 ; CHECK-NEXT: vsla.w.sx %v1, %v0, 8
111 ; CHECK-NEXT: vsla.w.sx %v2, %v0, %v1, %vm1
130 ; CHECK-NEXT: vsla.w.sx %v1, %v0, %s0, %vm1
148 ; CHECK-NEXT: vsla.w.sx %v1, %v0, 8, %vm1
163 ; CHECK-NEXT: vsla.w.zx %v0, %v0, %v1
[all …]
/llvm-project/clang/test/CodeGen/PowerPC/
H A Dbuiltins-ppc-p9vector.c27 vector signed long long vsla, vslb; variable
566 return vec_cmpne (vsla, vslb); in test32()
647 return vec_cnttz (vsla); in test43()
703 return vec_popcnt (vsla); in test51()
808 return vec_parity_lsbb (vsla); in test66()
1140 return vec_xst_len(vsla,sll,0); in test108()
/llvm-project/llvm/lib/Target/VE/
H A DVEInstrVec.td1068 let cx = 0, cx2 = 0 in defm VSLAWSX : RVSm<"vsla.w.sx", 0xe6, I32, V64, VM>;
1071 let isCodeGenOnly = 1 in defm VSLAWZX : RVSm<"vsla.w.zx", 0xe6, I32, V64, VM>;
1075 def : MnemonicAlias<"pvsla.lo.sx", "vsla.w.sx">;
1076 def : MnemonicAlias<"vsla.w.zx", "pvsla.lo">;
1077 def : MnemonicAlias<"vsla.w", "pvsla.lo">;
1081 defm VSLAL : RVSm<"vsla.l", 0xd4, I64, V64, VM>;