| /llvm-project/llvm/lib/MCA/HardwareUnits/ |
| H A D | RetireControlUnit.cpp | 22 RetireControlUnit::RetireControlUnit(const MCSchedModel &SM) in RetireControlUnit() function in llvm::mca::RetireControlUnit
43 unsigned RetireControlUnit::dispatch(const InstRef &IR) { in dispatch()
58 const RetireControlUnit::RUToken &RetireControlUnit::getCurrentToken() const { in getCurrentToken()
59 const RetireControlUnit::RUToken &Current = Queue[CurrentInstructionSlotIdx]; in getCurrentToken()
67 unsigned RetireControlUnit::computeNextSlotIdx() const { in computeNextSlotIdx()
68 const RetireControlUnit::RUToken &Current = getCurrentToken(); in computeNextSlotIdx()
73 const RetireControlUnit::RUToken &RetireControlUnit::peekNextToken() const { in peekNextToken()
77 void RetireControlUnit::consumeCurrentToken() { in consumeCurrentToken()
78 RetireControlUnit::RUToken &Current = Queue[CurrentInstructionSlotIdx]; in consumeCurrentToken()
88 void RetireControlUnit::onInstructionExecuted(unsigned TokenID) { in onInstructionExecuted()
[all …]
|
| /llvm-project/llvm/include/llvm/MCA/Stages/ |
| H A D | RetireStage.h | 30 RetireControlUnit &RCU;
38 RetireStage(RetireControlUnit &R, RegisterFile &F, LSUnitBase &LS) in RetireStage()
|
| H A D | DispatchStage.h | 55 RetireControlUnit &RCU;
69 unsigned MaxDispatchWidth, RetireControlUnit &R,
|
| /llvm-project/llvm/include/llvm/MCA/HardwareUnits/ |
| H A D | RetireControlUnit.h | 36 struct RetireControlUnit : public HardwareUnit { struct
80 RetireControlUnit(const MCSchedModel &SM); argument
|
| /llvm-project/llvm/lib/MCA/Stages/ |
| H A D | RetireStage.cpp | 33 const RetireControlUnit::RUToken &Current = RCU.getCurrentToken(); in cycleStart()
54 assert(TokenID != RetireControlUnit::UnhandledTokenID); in execute()
|
| H A D | DispatchStage.cpp | 30 unsigned MaxDispatchWidth, RetireControlUnit &R, in DispatchStage()
|
| H A D | InOrderIssueStage.cpp | 17 #include "llvm/MCA/HardwareUnits/RetireControlUnit.h"
224 unsigned RCUTokenID = RetireControlUnit::UnhandledTokenID; in tryIssue()
|
| /llvm-project/llvm/lib/MCA/ |
| H A D | CMakeLists.txt | 10 HardwareUnits/RetireControlUnit.cpp
|
| H A D | Context.cpp | 40 auto RCU = std::make_unique<RetireControlUnit>(SM); in createDefaultPipeline()
|
| /llvm-project/llvm/utils/gn/secondary/llvm/lib/MCA/ |
| H A D | BUILD.gn | 18 "HardwareUnits/RetireControlUnit.cpp",
|
| /llvm-project/llvm/utils/TableGen/Common/ |
| H A D | CodeGenSchedule.h | 264 const Record *RetireControlUnit; in hasItineraries()
273 RetireControlUnit(nullptr), LoadQueue(nullptr), StoreQueue(nullptr) {} in hasExtraProcessorInfo()
284 return RetireControlUnit || LoadQueue || StoreQueue ||
253 Record *RetireControlUnit; global() member
|
| H A D | CodeGenSchedule.cpp | 466 Records.getAllDerivedDefinitions("RetireControlUnit")) { in checkMCInstPredicates()
468 if (PM.RetireControlUnit) { in checkMCInstPredicates()
470 "Expected a single RetireControlUnit definition"); in checkMCInstPredicates()
471 PrintNote(PM.RetireControlUnit->getLoc(), in checkMCInstPredicates()
472 "Previous definition of RetireControlUnit was here"); in checkMCInstPredicates()
474 PM.RetireControlUnit = RCU; in checkMCInstPredicates()
508 // Collect processor RetireControlUnit descriptors if available. in collectLoadStoreQueueInfo()
|
| /llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSchedule.td | 567 // Models can optionally specify up to one instance of RetireControlUnit per
569 class RetireControlUnit<int bufferSize, int retirePerCycle> {
|
| /llvm-project/llvm/utils/TableGen/ |
| H A D | SubtargetEmitter.cpp | 737 if (const Record *RCU = ProcModel.RetireControlUnit) { in EmitRegisterFileTables()
|
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ScheduleBtVer2.td | 70 def JRCU : RetireControlUnit<64, 2>;
|
| H A D | X86ScheduleZnver1.td | 121 def ZnRCU : RetireControlUnit<192, 8>;
|
| H A D | X86ScheduleBdVer2.td | 82 def PdRCU : RetireControlUnit<128, 4>;
|
| H A D | X86ScheduleZnver2.td | 122 def Zn2RCU : RetireControlUnit<192, 8>;
|
| H A D | X86ScheduleZnver3.td | 75 def Zn3RCU : RetireControlUnit<Znver3Model.MicroOpBufferSize, 8>;
|
| H A D | X86ScheduleZnver4.td | 71 def Zn4RCU : RetireControlUnit<Znver4Model.MicroOpBufferSize, 9>;
|