Home
last modified time | relevance | path

Searched refs:RegLimit (Results 1 – 4 of 4) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DResourcePriorityQueue.cpp55 RegLimit.resize(NumRC); in ResourcePriorityQueue()
57 std::fill(RegLimit.begin(), RegLimit.end(), 0); in ResourcePriorityQueue()
60 RegLimit[RC->getID()] = TRI->getRegPressureLimit(RC, *IS->MF); in ResourcePriorityQueue()
367 rawRegPressureDelta(SU, RC->getID()) >= RegLimit[RC->getID()])) in regPressureDelta()
H A DScheduleDAGRRList.cpp1754 /// RegLimit - Tracking the number of allocatable registers per register
1756 std::vector<unsigned> RegLimit; member in __anon9cef1bc00311::RegReductionPQBase
1770 RegLimit.resize(NumRC); in RegReductionPQBase()
1772 std::fill(RegLimit.begin(), RegLimit.end(), 0); in RegReductionPQBase()
1775 RegLimit[RC->getID()] = tri->getRegPressureLimit(RC, MF); in RegReductionPQBase()
2088 << RegLimit[Id] << '\n'); in dumpRegPressure()
2111 if ((RegPressure[RCId] + Cost) >= RegLimit[RCId]) in HighRegPressure()
2130 if (RegPressure[RCId] >= RegLimit[RCId]) in MayReduceRegPressure()
2161 if (RegPressure[RCId] >= RegLimit[RCI in RegPressureDiff()
[all...]
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h56 std::vector<unsigned> RegLimit; variable
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineLICM.cpp163 SmallVector<unsigned, 8> RegLimit; member in __anona108fe400111::MachineLICMBase
203 RegLimit.clear(); in releaseMemory()
369 RegLimit.resize(NumRPS); in INITIALIZE_PASS_DEPENDENCY()
371 RegLimit[i] = TRI->getRegPressureSetLimit(MF, i); in INITIALIZE_PASS_DEPENDENCY()
1220 int Limit = RegLimit[Class]; in IsProfitableToHoist()