| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZLongBranch.cpp | 361 for (unsigned BTI = 0, BTE = Block.NumTerminators; BTI != BTE; ++BTI) { in setWorstCaseAddresses() local
462 for (unsigned BTI = 0, BTE = Block.NumTerminators; BTI != BTE; ++BTI) { in relaxBranches() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | SwitchLoweringUtils.cpp | 442 BitTestInfo BTI; in buildBitTests()
455 BTI.push_back(BitTestCase(CB.Mask, BitTestBB, CB.BB, CB.ExtraProb)); in buildBitTests()
459 ContiguousRange, nullptr, nullptr, std::move(BTI), in buildBitTests()
441 BitTestInfo BTI; buildBitTests() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64InstPrinter.cpp | 1489 auto BTI = AArch64BTIHint::lookupBTIByEncoding(btihintop); in printBTIHintOp() local
1490 if (BTI) in printBTIHintOp()
1491 O << BTI->Name; in printBTIHintOp()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.h | 587 struct BTI : SysAlias { struct
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SystemOperands.td | 491 // BTI instruction options.
494 class BTI<string name, bits<3> encoding> : SearchableTable {
503 def : BTI<"c", 0b010>;
504 def : BTI<"j", 0b100>;
505 def : BTI<"jc", 0b110>;
|
| H A D | AArch64ExpandPseudoInsts.cpp | 893 // - a BTI instruction in expandStoreSwiftAsyncContext()
903 MachineInstr *BTI = in expandStoreSwiftAsyncContext()
905 // BTI J so that setjmp can to BR to this. in expandStoreSwiftAsyncContext()
913 finalizeBundle(MBB, Call->getIterator(), std::next(BTI->getIterator())); in expandStoreSwiftAsyncContext()
865 MachineInstr *BTI = expandCALL_BTI() local
|
| H A D | AArch64RegisterInfo.td | 230 // For BTI, x16 and x17 are the only registers which can be used to indirectly
231 // branch (not call) to the "BTI c" instruction at the start of a BTI-protected
|
| H A D | AArch64.td | |
| H A D | AArch64InstrInfo.td | 990 // x17, because these are the only registers which can target the BTI C
999 // BTI on, PAuthLR off: x16 or x17
1001 // BTI on, PAuthLR on: x17 only
1003 // BTI off, PAuthLR on: Any non-callee-saved register except x16
1005 // BTI off, PAuthLR off: Any non-callee-saved register
1219 // inputs that use Branch Target Indentification mnemonics, even with BTI disabled.
1221 // should not emit these mnemonics unless BTI is enabled.
9664 // Indirect tail-calls with reduced register classes, needed for BTI and
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARM.td | |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 3204 /// tryParseBTIHint - Try to parse a BTI operand, mapped to Hint command in tryParseAdrpLabel()
3211 auto BTI = AArch64BTIHint::lookupBTIByName(Tok.getString()); in tryParseAdrpLabel()
3212 if (!BTI) in tryParseAdrpLabel()
3216 BTI->Encoding, Tok.getString(), S, getContext())); in tryParseAdrpLabel()
3182 auto BTI = AArch64BTIHint::lookupBTIByName(Tok.getString()); tryParseBTIHint() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 8328 auto &BTI = getBackedgeTakenInfo(L); in getBackedgeTakenInfo()
8329 if (BTI.hasFullInfo()) in getBackedgeTakenInfo()
8330 return BTI; in getBackedgeTakenInfo()
8307 auto &BTI = getBackedgeTakenInfo(L); getPredicatedBackedgeTakenInfo() local
|
| /freebsd-src/contrib/llvm-project/clang/include/clang/Driver/ |
| H A D | Options.td | 4955 HelpText<"Add .note.gnu.property with BTI to assembly files (AArch64 only)">;
4958 HelpText<"Do not add a BTI instruction after a setjmp or other"
|