Home
last modified time | relevance | path

Searched refs:ref_clk (Results 1 – 5 of 5) sorted by relevance

/dflybsd-src/sys/dev/drm/radeon/
H A Drv6xx_dpm.c164 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_output_stepping() local
184 fb_divider = ((step->vco_frequency * pi->spll_ref_div) / ref_clk) >> in rv6xx_output_stepping()
429 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_compute_count_for_delay() local
431 return rv6xx_scale_count_given_unit(rdev, delay_us * (ref_clk / 100), unit); in rv6xx_compute_count_for_delay()
552 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_program_engine_spread_spectrum() local
562 vco_freq = rv6xx_calculate_vco_frequency(ref_clk, &dividers, in rv6xx_program_engine_spread_spectrum()
568 (ref_clk / (dividers.ref_div + 1)), in rv6xx_program_engine_spread_spectrum()
574 (ref_clk / (dividers.ref_div + 1))); in rv6xx_program_engine_spread_spectrum()
633 u32 ref_clk, in rv6xx_find_memory_clock_with_highest_vco() argument
643 vco_freq_temp = rv6xx_calculate_vco_frequency(ref_clk, &req_dividers, in rv6xx_find_memory_clock_with_highest_vco()
[all …]
H A Dcypress_dpm.c443 u32 ref_clk = rdev->clock.mpll.reference_freq; in cypress_map_clkf_to_ibias() local
444 u32 vco = clkf * ref_clk; in cypress_map_clkf_to_ibias()
447 if (ref_clk == 10000) { in cypress_map_clkf_to_ibias()
/dflybsd-src/sys/dev/drm/i915/
H A Dintel_dsi_pll.c61 int delta, ref_clk; in dsi_calc_mnp() local
70 ref_clk = 100000; in dsi_calc_mnp()
75 ref_clk = 25000; in dsi_calc_mnp()
83 delta = abs(target_dsi_clk - (m_min * ref_clk) / (p_min * n)); in dsi_calc_mnp()
91 int calc_dsi_clk = (m * ref_clk) / (p * n); in dsi_calc_mnp()
/dflybsd-src/sys/dev/drm/amd/powerplay/smumgr/
H A Dvegam_smumgr.c673 uint32_t i, ref_clk; in vegam_get_sclk_range_table() local
677 ref_clk = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev); in vegam_get_sclk_range_table()
702 (ref_clk * Range_Table[i].fcw_trans_lower) >> Range_Table[i].postdiv; in vegam_get_sclk_range_table()
704 (ref_clk * Range_Table[i].fcw_trans_upper) >> Range_Table[i].postdiv; in vegam_get_sclk_range_table()
H A Dpolaris10_smumgr.c801 uint32_t i, ref_clk; in polaris10_get_sclk_range_table() local
805 ref_clk = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev); in polaris10_get_sclk_range_table()
824 …smu_data->range_table[i].trans_lower_frequency = (ref_clk * Range_Table[i].fcw_trans_lower) >> Ran… in polaris10_get_sclk_range_table()
825 …smu_data->range_table[i].trans_upper_frequency = (ref_clk * Range_Table[i].fcw_trans_upper) >> Ran… in polaris10_get_sclk_range_table()