Home
last modified time | relevance | path

Searched refs:ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB (Results 1 – 2 of 2) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h13939 #define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB macro
/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17762 #define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB macro