Home
last modified time | relevance | path

Searched refs:dcn (Results 1 – 6 of 6) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/display/dc/core/
H A Ddc_debug.c355 context->bw.dcn.clk.dispclk_khz, in context_clock_trace()
356 context->bw.dcn.clk.dppclk_khz, in context_clock_trace()
357 context->bw.dcn.clk.dcfclk_khz, in context_clock_trace()
358 context->bw.dcn.clk.dcfclk_deep_sleep_khz, in context_clock_trace()
359 context->bw.dcn.clk.fclk_khz, in context_clock_trace()
360 context->bw.dcn.clk.socclk_khz); in context_clock_trace()
363 context->bw.dcn.clk.dispclk_khz, in context_clock_trace()
364 context->bw.dcn.clk.dppclk_khz, in context_clock_trace()
365 context->bw.dcn.clk.dcfclk_khz, in context_clock_trace()
366 context->bw.dcn.clk.dcfclk_deep_sleep_khz, in context_clock_trace()
[all …]
H A Ddc_link.c1366 struct dc_clocks clocks = state->bw.dcn.clk; in enable_link_dp()
/dflybsd-src/sys/dev/drm/amd/display/dc/calcs/
H A Ddcn_calcs.c540 context->bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns =
542 context->bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns =
544 context->bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns =
546 context->bw.dcn.watermarks.b.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
547 context->bw.dcn.watermarks.b.urgent_ns = v->urgent_watermark * 1000;
554 context->bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns =
556 context->bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns =
558 context->bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns =
560 context->bw.dcn.watermarks.c.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
561 context->bw.dcn.watermarks.c.urgent_ns = v->urgent_watermark * 1000;
[all …]
/dflybsd-src/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer.c344 dc->current_state->bw.dcn.clk.dcfclk_khz, in dcn10_log_hw_state()
345 dc->current_state->bw.dcn.clk.dcfclk_deep_sleep_khz, in dcn10_log_hw_state()
346 dc->current_state->bw.dcn.clk.dispclk_khz, in dcn10_log_hw_state()
347 dc->current_state->bw.dcn.clk.dppclk_khz, in dcn10_log_hw_state()
348 dc->current_state->bw.dcn.clk.max_supported_dppclk_khz, in dcn10_log_hw_state()
349 dc->current_state->bw.dcn.clk.fclk_khz, in dcn10_log_hw_state()
350 dc->current_state->bw.dcn.clk.socclk_khz); in dcn10_log_hw_state()
2019 bool should_divided_by_2 = context->bw.dcn.clk.dppclk_khz <= in update_dchubp_dpp()
2383 context->bw.dcn.clk.phyclk_khz = 0; in dcn10_set_bandwidth()
2387 &context->bw.dcn.clk, in dcn10_set_bandwidth()
[all …]
/dflybsd-src/sys/dev/drm/amd/display/dc/inc/
H A Dcore_types.h264 struct dcn_bw_output dcn; member
/dflybsd-src/etc/
H A Dprotocols30 dcn 19 DCN-MEAS # DCN Measurement Subsystems