Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__REGS_MODE_MASK (Results 1 – 10 of 10) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h452 #define UVD_CGC_CTRL__REGS_MODE_MASK … macro
H A Duvd_4_0_sh_mask.h56 #define UVD_CGC_CTRL__REGS_MODE_MASK 0x00080000L macro
H A Duvd_4_2_sh_mask.h243 #define UVD_CGC_CTRL__REGS_MODE_MASK 0x80000 macro
H A Duvd_6_0_sh_mask.h267 #define UVD_CGC_CTRL__REGS_MODE_MASK 0x80000 macro
H A Duvd_5_0_sh_mask.h265 #define UVD_CGC_CTRL__REGS_MODE_MASK 0x80000 macro
/dflybsd-src/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h920 #define UVD_CGC_CTRL__REGS_MODE_MASK … macro
/dflybsd-src/sys/dev/drm/amd/amdgpu/
H A Duvd_v5_0.c681 UVD_CGC_CTRL__REGS_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
H A Dvcn_v1_0.c394 | UVD_CGC_CTRL__REGS_MODE_MASK in vcn_v1_0_disable_clock_gating()
495 | UVD_CGC_CTRL__REGS_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Duvd_v6_0.c1342 UVD_CGC_CTRL__REGS_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
H A Duvd_v7_0.c1612 UVD_CGC_CTRL__REGS_MODE_MASK |