Home
last modified time | relevance | path

Searched refs:SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8982 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h10602 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h11000 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT 0x0 macro
/dflybsd-src/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12365 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT macro
H A Dgc_9_1_sh_mask.h13794 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT macro
H A Dgc_9_2_1_sh_mask.h13659 #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT macro