Home
last modified time | relevance | path

Searched refs:PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK (Results 1 – 3 of 3) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h670 #define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK 0x000c0000L macro
H A Dbif_4_1_sh_mask.h3609 #define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK 0xc0000 macro
H A Dbif_5_0_sh_mask.h4059 #define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK 0xc0000 macro