Home
last modified time | relevance | path

Searched refs:DC_COMBOPHYPLLREGS2_FREQ_CTRL0__fcw0_frac__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h44773 #define DC_COMBOPHYPLLREGS2_FREQ_CTRL0__fcw0_frac__SHIFT macro
/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_sh_mask.h48157 #define DC_COMBOPHYPLLREGS2_FREQ_CTRL0__fcw0_frac__SHIFT macro