Home
last modified time | relevance | path

Searched refs:DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h2992 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x00000000 macro
H A Ddce_8_0_sh_mask.h1424 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x0 macro
H A Ddce_11_0_sh_mask.h1360 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x0 macro
H A Ddce_10_0_sh_mask.h1452 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x0 macro
H A Ddce_11_2_sh_mask.h1482 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x0 macro
H A Ddce_12_0_sh_mask.h2524 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT macro
/dflybsd-src/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h1942 #define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT macro