1 /* $NetBSD: gxbb-clkc.h,v 1.1.1.8 2021/11/07 16:49:57 jmcneill Exp $ */ 2 3 /* SPDX-License-Identifier: GPL-2.0 */ 4 /* 5 * GXBB clock tree IDs 6 */ 7 8 #ifndef __GXBB_CLKC_H 9 #define __GXBB_CLKC_H 10 11 #define CLKID_SYS_PLL 0 12 #define CLKID_HDMI_PLL 2 13 #define CLKID_FIXED_PLL 3 14 #define CLKID_FCLK_DIV2 4 15 #define CLKID_FCLK_DIV3 5 16 #define CLKID_FCLK_DIV4 6 17 #define CLKID_FCLK_DIV5 7 18 #define CLKID_FCLK_DIV7 8 19 #define CLKID_GP0_PLL 9 20 #define CLKID_CLK81 12 21 #define CLKID_MPLL0 13 22 #define CLKID_MPLL1 14 23 #define CLKID_MPLL2 15 24 #define CLKID_DDR 16 25 #define CLKID_DOS 17 26 #define CLKID_ISA 18 27 #define CLKID_PL301 19 28 #define CLKID_PERIPHS 20 29 #define CLKID_SPICC 21 30 #define CLKID_I2C 22 31 #define CLKID_SAR_ADC 23 32 #define CLKID_SMART_CARD 24 33 #define CLKID_RNG0 25 34 #define CLKID_UART0 26 35 #define CLKID_SDHC 27 36 #define CLKID_STREAM 28 37 #define CLKID_ASYNC_FIFO 29 38 #define CLKID_SDIO 30 39 #define CLKID_ABUF 31 40 #define CLKID_HIU_IFACE 32 41 #define CLKID_ASSIST_MISC 33 42 #define CLKID_SPI 34 43 #define CLKID_ETH 36 44 #define CLKID_I2S_SPDIF 35 45 #define CLKID_DEMUX 37 46 #define CLKID_AIU_GLUE 38 47 #define CLKID_IEC958 39 48 #define CLKID_I2S_OUT 40 49 #define CLKID_AMCLK 41 50 #define CLKID_AIFIFO2 42 51 #define CLKID_MIXER 43 52 #define CLKID_MIXER_IFACE 44 53 #define CLKID_ADC 45 54 #define CLKID_BLKMV 46 55 #define CLKID_AIU 47 56 #define CLKID_UART1 48 57 #define CLKID_G2D 49 58 #define CLKID_USB0 50 59 #define CLKID_USB1 51 60 #define CLKID_RESET 52 61 #define CLKID_NAND 53 62 #define CLKID_DOS_PARSER 54 63 #define CLKID_USB 55 64 #define CLKID_VDIN1 56 65 #define CLKID_AHB_ARB0 57 66 #define CLKID_EFUSE 58 67 #define CLKID_BOOT_ROM 59 68 #define CLKID_AHB_DATA_BUS 60 69 #define CLKID_AHB_CTRL_BUS 61 70 #define CLKID_HDMI_INTR_SYNC 62 71 #define CLKID_HDMI_PCLK 63 72 #define CLKID_USB1_DDR_BRIDGE 64 73 #define CLKID_USB0_DDR_BRIDGE 65 74 #define CLKID_MMC_PCLK 66 75 #define CLKID_DVIN 67 76 #define CLKID_UART2 68 77 #define CLKID_SANA 69 78 #define CLKID_VPU_INTR 70 79 #define CLKID_SEC_AHB_AHB3_BRIDGE 71 80 #define CLKID_CLK81_A53 72 81 #define CLKID_VCLK2_VENCI0 73 82 #define CLKID_VCLK2_VENCI1 74 83 #define CLKID_VCLK2_VENCP0 75 84 #define CLKID_VCLK2_VENCP1 76 85 #define CLKID_GCLK_VENCI_INT0 77 86 #define CLKID_GCLK_VENCI_INT 78 87 #define CLKID_DAC_CLK 79 88 #define CLKID_AOCLK_GATE 80 89 #define CLKID_IEC958_GATE 81 90 #define CLKID_ENC480P 82 91 #define CLKID_RNG1 83 92 #define CLKID_GCLK_VENCI_INT1 84 93 #define CLKID_VCLK2_VENCLMCC 85 94 #define CLKID_VCLK2_VENCL 86 95 #define CLKID_VCLK_OTHER 87 96 #define CLKID_EDP 88 97 #define CLKID_AO_MEDIA_CPU 89 98 #define CLKID_AO_AHB_SRAM 90 99 #define CLKID_AO_AHB_BUS 91 100 #define CLKID_AO_IFACE 92 101 #define CLKID_AO_I2C 93 102 #define CLKID_SD_EMMC_A 94 103 #define CLKID_SD_EMMC_B 95 104 #define CLKID_SD_EMMC_C 96 105 #define CLKID_SAR_ADC_CLK 97 106 #define CLKID_SAR_ADC_SEL 98 107 #define CLKID_MALI_0_SEL 100 108 #define CLKID_MALI_0 102 109 #define CLKID_MALI_1_SEL 103 110 #define CLKID_MALI_1 105 111 #define CLKID_MALI 106 112 #define CLKID_CTS_AMCLK 107 113 #define CLKID_CTS_MCLK_I958 110 114 #define CLKID_CTS_I958 113 115 #define CLKID_32K_CLK 114 116 #define CLKID_SD_EMMC_A_CLK0 119 117 #define CLKID_SD_EMMC_B_CLK0 122 118 #define CLKID_SD_EMMC_C_CLK0 125 119 #define CLKID_VPU_0_SEL 126 120 #define CLKID_VPU_0 128 121 #define CLKID_VPU_1_SEL 129 122 #define CLKID_VPU_1 131 123 #define CLKID_VPU 132 124 #define CLKID_VAPB_0_SEL 133 125 #define CLKID_VAPB_0 135 126 #define CLKID_VAPB_1_SEL 136 127 #define CLKID_VAPB_1 138 128 #define CLKID_VAPB_SEL 139 129 #define CLKID_VAPB 140 130 #define CLKID_VDEC_1 153 131 #define CLKID_VDEC_HEVC 156 132 #define CLKID_GEN_CLK 159 133 #define CLKID_VID_PLL 166 134 #define CLKID_VCLK 175 135 #define CLKID_VCLK2 176 136 #define CLKID_VCLK_DIV1 185 137 #define CLKID_VCLK_DIV2 186 138 #define CLKID_VCLK_DIV4 187 139 #define CLKID_VCLK_DIV6 188 140 #define CLKID_VCLK_DIV12 189 141 #define CLKID_VCLK2_DIV1 190 142 #define CLKID_VCLK2_DIV2 191 143 #define CLKID_VCLK2_DIV4 192 144 #define CLKID_VCLK2_DIV6 193 145 #define CLKID_VCLK2_DIV12 194 146 #define CLKID_CTS_ENCI 199 147 #define CLKID_CTS_ENCP 200 148 #define CLKID_CTS_VDAC 201 149 #define CLKID_HDMI_TX 202 150 #define CLKID_HDMI 205 151 #define CLKID_ACODEC 206 152 153 #endif /* __GXBB_CLKC_H */ 154