Home
last modified time | relevance | path

Searched full:vdosys1 (Results 1 – 8 of 8) sorted by relevance

/freebsd-src/sys/contrib/device-tree/Bindings/display/mediatek/
H A Dmediatek,ethdr.yaml156 clocks = <&vdosys1 CLK_VDO1_DISP_MIXER>,
157 <&vdosys1 CLK_VDO1_HDR_VDO_FE0>,
158 <&vdosys1 CLK_VDO1_HDR_VDO_FE1>,
159 <&vdosys1 CLK_VDO1_HDR_GFX_FE0>,
160 <&vdosys1 CLK_VDO1_HDR_GFX_FE1>,
161 <&vdosys1 CLK_VDO1_HDR_VDO_BE>,
162 <&vdosys1 CLK_VDO1_26M_SLOW>,
163 <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>,
164 <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>,
165 <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>,
[all …]
H A Dmediatek,padding.yaml15 specified colors. Due to hardware design, Mixer in VDOSYS1 requires
79 clocks = <&vdosys1 CLK_VDO1_PADDING0>;
H A Dmediatek,mdp-rdma.yaml83 clocks = <&vdosys1 CLK_VDO1_MDP_RDMA0>;
/freebsd-src/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt8195.dtsi703 <&vdosys1 CLK_VDO1_SMI_LARB2>,
704 <&vdosys1 CLK_VDO1_SMI_LARB3>,
705 <&vdosys1 CLK_VDO1_GALS>;
706 clock-names = "vdosys1", "vdosys1-0",
707 "vdosys1-1", "vdosys1-2";
3296 vdosys1: syscon@1c100000 {
3297 compatible = "mediatek,mt8195-vdosys1", "syscon";
3337 clocks = <&vdosys1 CLK_VDO1_DISP_MUTE
3261 vdosys1: syscon@1c100000 { global() label
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/arm/mediatek/
H A Dmediatek,mmsys.yaml35 - mediatek,mt8188-vdosys1
39 - mediatek,mt8195-vdosys1
45 - description: vdosys0 and vdosys1 are 2 display HW pipelines,
/freebsd-src/sys/contrib/device-tree/include/dt-bindings/reset/
H A Dmt8195-resets.h38 /* VDOSYS1 */
/freebsd-src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h662 /* VDOSYS1 */
H A Dmt8195-clk.h810 /* VDOSYS1 */