/freebsd-src/sys/contrib/device-tree/Bindings/phy/ |
H A D | renesas,rcar-gen2-usb-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/renesas,rcar-gen2-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Renesas R-Car Gen2 USB PHY 10 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> 15 - enum: 16 - renesas,usb-phy-r8a7742 # RZ/G1H 17 - renesas,usb-phy-r8a7743 # RZ/G1M 18 - renesas,usb-phy-r8a7744 # RZ/G1N [all …]
|
H A D | realtek,usb2phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/realtek,usb2phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Realtek DHC SoCs USB 2.0 PHY 11 - Stanley Chang <stanley_chang@realtek.com> 14 Realtek USB 2.0 PHY support the digital home center (DHC) RTD series SoCs. 15 The USB 2.0 PHY driver is designed to support the XHCI controller. The SoCs 16 support multiple XHCI controllers. One PHY device node maps to one XHCI 19 RTD1295/RTD1619 SoCs USB [all …]
|
H A D | rcar-gen2-phy.txt | 1 * Renesas R-Car generation 2 USB PHY 3 This file provides information on what the device node for the R-Car generation 4 2 USB PHY contains. 7 - compatible: "renesas,usb-phy-r8a7742" if the device is a part of R8A7742 SoC. 8 "renesas,usb-phy-r8a7743" if the device is a part of R8A7743 SoC. 9 "renesas,usb-phy-r8a7744" if the device is a part of R8A7744 SoC. 10 "renesas,usb-phy-r8a7745" if the device is a part of R8A7745 SoC. 11 "renesas,usb-phy-r8a77470" if the device is a part of R8A77470 SoC. 12 "renesas,usb-phy-r8a7790" if the device is a part of R8A7790 SoC. 13 "renesas,usb-phy-r8a7791" if the device is a part of R8A7791 SoC. [all …]
|
H A D | realtek,usb3phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/realtek,usb3phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Realtek DHC SoCs USB 3.0 PHY 11 - Stanley Chang <stanley_chang@realtek.com> 14 Realtek USB 3.0 PHY support the digital home center (DHC) RTD series SoCs. 15 The USB 3.0 PHY driver is designed to support the XHCI controller. The SoCs 16 support multiple XHCI controllers. One PHY device node maps to one XHCI 19 RTD1295/RTD1619 SoCs USB [all …]
|
H A D | brcm,stingray-usb-phy.txt | 1 Broadcom Stingray USB PHY 4 - compatible : should be one of the listed compatibles 5 - "brcm,sr-usb-combo-phy" is combo PHY has two PHYs, one SS and one HS. 6 - "brcm,sr-usb-hs-phy" is a single HS PHY. 7 - reg: offset and length of the PHY blocks registers 8 - #phy-cells: 9 - Must be 1 for brcm,sr-usb-combo-phy as it expects one argument to indicate 10 the PHY number of two PHYs. 0 for HS PHY and 1 for SS PHY. 11 - Must be 0 for brcm,sr-usb-hs-phy. 13 Refer to phy/phy-bindings.txt for the generic PHY binding properties [all …]
|
H A D | brcm,brcmstb-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/brcm,brcmstb-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Broadcom STB USB PHY 9 description: Broadcom's PHY that handles EHCI/OHCI and/or XHCI 12 - Al Cooper <alcooperx@gmail.com> 13 - Rafał Miłecki <rafal@milecki.pl> 18 - brcm,bcm4908-usb-phy 19 - brcm,bcm7211-usb-phy [all …]
|
H A D | allwinner,sun8i-h3-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-h3-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H3 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun8i-h3-usb-phy 20 - allwinner,sun50i-h616-usb-phy [all …]
|
H A D | marvell,armada-cp110-utmi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/marvell,armada-cp11 [all...] |
H A D | qcom,usb-hs-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,usb-h [all...] |
H A D | phy-da8xx-usb.txt | 1 TI DA8xx/OMAP-L1xx/AM18xx USB PHY 4 - compatible: must be "ti,da830-usb-phy". 5 - #phy-cells: must be 1. 7 This device controls the PHY for both the USB 1.1 OHCI and USB 2.0 OTG 9 the USB 2.0 phy device and index 1 for the USB 1.1 phy device. 11 It also requires a "syscon" node with compatible = "ti,da830-cfgchip", "syscon" 17 compatible = "ti,da830-cfgchip", "syscon"; 21 usb_phy: usb-phy { 22 compatible = "ti,da830-usb-phy"; 23 #phy-cells = <1>; [all …]
|
H A D | qcom,usb-snps-femto-v2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qco [all...] |
H A D | allwinner,sun9i-a80-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun9i-a80-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A80 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun9i-a80-usb-phy 25 - maxItems: 1 [all …]
|
H A D | brcm,brcmstb-usb-phy.txt | 1 Broadcom STB USB PHY 4 - compatible: should be one of 5 "brcm,brcmstb-usb-phy" 6 "brcm,bcm7216-usb-phy" 7 "brcm,bcm7211-usb-phy" 9 - reg and reg-names properties requirements are specific to the 11 "brcm,brcmstb-usb-phy": 12 - reg: 1 or 2 offset and length pairs. One for the base CTRL registers 13 and an optional pair for systems with USB 3.x support 14 - reg-names: not specified [all …]
|
H A D | allwinner,sun8i-r40-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-r40-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner R40 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-r40-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun6i-a31-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun6i-a31-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A31 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun6i-a31-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun8i-a83t-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a83t-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A83t USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-a83t-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun50i-a64-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun50i-a64-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A64 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun20i-d1-usb-phy 20 - allwinner,sun50i-a64-usb-phy [all …]
|
H A D | allwinner,sun8i-a23-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a23-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A23 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun8i-a23-usb-phy 20 - allwinner,sun8i-a33-usb-phy [all …]
|
H A D | nvidia,tegra20-usb-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/nvidia,tegra20-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NVIDIA Tegra USB PHY 10 - Dmitry Osipenko <digetx@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 12 - Thierry Reding <thierry.reding@gmail.com> 17 - items: 18 - enum: [all …]
|
H A D | allwinner,sun4i-a10-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun4i-a10-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A10 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun4i-a10-usb-phy 20 - allwinner,sun7i-a20-usb-phy [all …]
|
H A D | allwinner,sun50i-h6-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun50i-h6-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H6 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun50i-h6-usb-phy 22 - description: PHY Control registers [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/usb/ |
H A D | msm-hsusb.txt | 6 - compatible: Should contain "qcom,ehci-host" 7 - regs: offset and length of the register set in the memory map 8 - usb-phy: phandle for the PHY device 13 compatible = "qcom,ehci-host"; 15 usb-phy = <&usb_otg>; 18 USB PHY with optional OTG: 21 - compatible: Should contain: 22 "qcom,usb-otg-ci" for chipsets with ChipIdea 45nm PHY 23 "qcom,usb-otg-snps" for chipsets with Synopsys 28nm PHY 25 - regs: Offset and length of the register set in the memory map [all …]
|
H A D | am33xx-usb.txt | 3 - compatible: ti,am33xx-usb 4 - reg: offset and length of the usbss register sets 5 - ti,hwmods : must be "usb_otg_hs" 8 at least a control module node, USB node and a PHY node. The second USB 9 node and its PHY node are optional. The DMA node is also optional. 13 - compatible: ti,am335x-usb-ctrl-module 14 - reg: offset and length of the "USB control registers" in the "Control 15 Module" block. A second offset and length for the USB wake up control 17 - reg-names: "phy_ctrl" for the "USB control registers" and "wakeup" for 18 the USB wake up control register. [all …]
|
H A D | amlogic,meson-g12a-usb-ctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/usb/amlogic,meson-g12a-usb-ctrl.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Amlogic Meson G12A DWC3 USB SoC Controller Glue 11 - Neil Armstrong <neil.armstrong@linaro.org> 14 The Amlogic G12A embeds a DWC3 USB IP Core configured for USB2 and USB3 15 in host-only mode, and a DWC2 IP Core configured for USB2 peripheral mode 18 A glue connects the DWC3 core to USB2 PHYs and optionally to an USB3 PHY. 20 One of the USB2 PHYs can be re-routed in peripheral mode to a DWC2 USB IP. [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/broadcom/stingray/ |
H A D | stingray-usb.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 5 usb { 6 compatible = "simple-bus"; 7 #address-cells = <2>; 8 #size-cells = <2>; 12 * Internally, USB bus to the interconnect can only address up 13 * to 40-bit 15 dma-ranges = <0 0 0 0 0x100 0x0>; 17 usbphy0: usb-phy@0 { 18 compatible = "brcm,sr-usb-combo-phy"; [all …]
|