| /freebsd-src/sys/contrib/device-tree/src/arm/nxp/lpc/ | 
| H A D | lpc4357-ea4357-devkit.dts | 9  * Released under the terms of 3-clause BSD License13 /dts-v1/;
 18 #include "dt-bindings/input/input.h"
 19 #include "dt-bindings/gpio/gpio.h"
 23 	compatible = "ea,lpc4357-developers-kit", "nxp,lpc4357", "nxp,lpc4350";
 26 		serial0 = &uart0;
 33 		stdout-path = &uart0;
 42 		compatible = "regulator-fixe
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm64/xilinx/ | 
| H A D | zynqmp-zc1751-xm016-dc2.dts | 1 // SPDX-License-Identifier: GPL-2.0+3  * dts file for Xilinx ZynqMP zc1751-xm016-dc2
 5  * (C) Copyright 2015 - 2022, Xilinx, Inc.
 6  * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
 11 /dts-v1/;
 14 #include "zynqmp-clk-cc
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm/ti/omap/ | 
| H A D | am437x-sbc-t43.dts | 1 // SPDX-License-Identifier: GPL-2.0-only3  * Copyright (C) 2015 CompuLab, Ltd. - https://www.compulab.co.il/
 6 #include "am437x-cm-t43.dts"
 7 #include "compulab-sb-som.dtsi"
 10 	model = "CompuLab CM-T4
 [all...]
 | 
| H A D | am335x-bone-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only3  * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
 9 			cpu0-supply = <&dcdc2_reg>;
 19 		stdout-path = &uart0;
 23 		pinctrl-names = "default";
 24 		pinctrl-
 [all...]
 | 
| H A D | am335x-igep0033.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only3  * am335x-igep0033.dtsi - Device Tree file for IGEP COM AQUILA AM335x
 5  * Copyright (C) 2013 ISEE 2007 SL - https://www.isee.biz
 8 /dts-v1/;
 11 #include <dt-bindings/interrupt-controlle
 [all...]
 | 
| H A D | am43x-epos-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only3  * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
 8 /dts-v1/;
 11 #include <dt-bindings/pinctrl/am43xx.h>
 12 #include <dt-bindings/gpio/gpio.h>
 13 #include <dt-bindings/pwm/pwm.h>
 14 #include <dt-bindings/sound/tlv320aic31xx.h>
 18 	compatible = "ti,am43x-epos-evm","ti,am438x","ti,am43";
 25 		stdout-path = &uart0;
 28 	vmmcsd_fixed: fixedregulator-sd {
 [all …]
 
 | 
| H A D | am335x-nano.dts | 1 // SPDX-License-Identifier: GPL-2.0-only3  * Copyright (C) 2013 Newflow Ltd - https://www.newflow.co.uk/
 5 /dts-v1/;
 15 			cpu0-supply = <&dcdc2_reg>;
 25 		compatible = "gpio-leds";
 30 			default-state = "off";
 36 	pinctrl-name
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/mips/img/ | 
| H A D | pistachio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only7 #include <dt-bindings/clock/pistachio-clk.h>
 8 #include <dt-bindings/gpio/gpio.h>
 9 #include <dt-bindings/interrupt-controller/irq.h>
 10 #include <dt-bindings/interrupt-controller/mips-gic.h>
 11 #include <dt-bindings/reset/pistachio-resets.h>
 16 	#address-cells = <1>;
 17 	#size-cells = <1>;
 19 	interrupt-parent = <&gic>;
 22 		#address-cells = <1>;
 [all …]
 
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm64/mediatek/ | 
| H A D | mt7622-rfb1.dts | 6  * SPDX-License-Identifier: (GPL-2.0 OR MIT)9 /dts-v1/;
 10 #include <dt-bindings/input/input.h>
 11 #include <dt-bindings/gpio/gpio.h>
 18 	chassis-type = "embedded";
 19 	compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622";
 22 		serial0 = &uart0;
 26 		stdout-pat
 [all...]
 | 
| H A D | mt7622-bananapi-bpi-r64.dts | 5  * SPDX-License-Identifier: (GPL-2.0 OR MIT)8 /dts-v1/;
 9 #include <dt-bindings/input/input.h>
 10 #include <dt-bindings/gpio/gpio.h>
 11 #include <dt-bindings/leds/common.h>
 17 	model = "Bananapi BPI-R64";
 18 	chassis-type = "embedded";
 19 	compatible = "bananapi,bpi-r6
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm/st/ | 
| H A D | ste-nomadik-nhk15.dts | 1 // SPDX-License-Identifier: GPL-2.06 /dts-v1/;
 7 #include <dt-bindings/interrupt-controller/irq.h>
 8 #include <dt-bindings/gpio/gpio.h>
 9 #include "ste-nomadik-stn8815.dtsi"
 13 	compatible = "st,nomadik-nhk-15";
 20 		serial0 = &uart0;
 22 		stmpe-i2c0 = &stmpe0;
 23 		stmpe-i2c1 = &stmpe1;
 27 		uart0 {
 [all …]
 
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm/rockchip/ | 
| H A D | rk3188.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)7 #include <dt-bindings/gpio/gpio.h>
 8 #include <dt-bindings/pinctrl/rockchip.h>
 9 #include <dt-bindings/clock/rk3188-cru.h>
 10 #include <dt-bindings/power/rk3188-power.h>
 17 		#address-cells = <1>;
 18 		#size-cells = <0>;
 19 		enable-method = "rockchip,rk3066-smp";
 23 			compatible = "arm,cortex-a9";
 24 			next-level-cache = <&L2>;
 [all …]
 
 | 
| H A D | rk3066a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)7 #include <dt-bindings/gpio/gpio.h>
 8 #include <dt-bindings/pinctrl/rockchip.h>
 9 #include <dt-bindings/clock/rk3066a-cru.h>
 10 #include <dt-bindings/power/rk3066-power.h>
 22 		#address-cell
 [all...]
 | 
| /freebsd-src/sys/arm/mv/ | 
| H A D | mvebu_pinctrl.c | 1 /*-2  * SPDX-License-Identifier: BSD-2-Clause
 21  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 62 	const struct mv_pins	*pins;  member
 78 	{"mpp11", {"gpio", NULL, NULL, "uart0"}},
 86 	{"mpp19", {"gpio", NULL, NULL, "uart0", "sdio"}},
 91 	.pins = ap806_pins,
 102 	{"marvell,ap806-pinctrl", (uintptr_t)&ap806_padconf},
 106 #define	RD4(sc, reg)		SYSCON_READ_4((sc)->syscon, (reg))
 107 #define	WR4(sc, reg, val)	SYSCON_WRITE_4((sc)->syscon, (reg), (val))
 [all …]
 
 | 
| /freebsd-src/sys/contrib/device-tree/Bindings/pinctrl/ | 
| H A D | samsung,pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only3 ---
 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
 10   - Krzysztof Kozlowski <krzk@kernel.org>
 11   - Sylweste
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm/microchip/ | 
| H A D | sama5d4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)3  * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC
 9 #include <dt-bindings/clock/at91.h>
 10 #include <dt-bindings/dma/at91.h>
 11 #include <dt-bindings/mfd/at91-usart.h>
 12 #include <dt-bindings/pinctrl/at91.h>
 13 #include <dt-binding
 279 uart0: serial@f8004000 { global()  label
 [all...]
 | 
| H A D | at91sam9x5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later3  * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
 11 #include <dt-bindings/dma/at91.h>
 12 #include <dt-bindings/pinctrl/at91.h>
 13 #include <dt-bindings/interrupt-controlle
 780 uart0: serial@f8040000 { global()  label
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/riscv/starfive/ | 
| H A D | jh7110-starfive-visionfive-2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT7 /dts-v1/;
 8 #include "jh7110-common.dtsi"
 17 	phy-handle = <&phy1>;
 18 	phy-mode = "rgmii-id";
 22 		#address-cells = <1>;
 23 		#size-cell
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm64/broadcom/stingray/ | 
| H A D | stingray-pinctrl.dtsi | 4  *  Copyright(c) 2016-2017 Broadcom.  All rights reserved.27  *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 33 #include <dt-bindings/pinctrl/brcm,pinctrl-stingray.h>
 36 			compatible = "pinconf-single";
 38 			pinctrl-single,register-width = <32>;
 44 			compatible = "pinctrl-single";
 46 			#address-cells = <1>;
 47 			#size-cells = <0>;
 48 			pinctrl-single,register-width = <32>;
 49 			pinctrl-single,function-mask = <0xf>;
 [all …]
 
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm/marvell/ | 
| H A D | kirkwood-nsa320.dts | 1 // SPDX-License-Identifier: GPL-2.0+4  * Copyright (c) 2014, Adam Baker <linux@baker-net.org.uk>
 9 /dts-v1/;
 11 #include "kirkwood-nsa3x0-common.dtsi"
 15 	compatible = "zyxel,nsa320", "marvell,kirkwood-88f6281", "marvell,kirkwood";
 24 		stdout-path = &uart0;
 [all...]
 | 
| H A D | kirkwood-nsa325.dts | 1 // SPDX-License-Identifier: GPL-2.0+10 /dts-v1/;
 12 #include "kirkwood-nsa3x0-common.dtsi"
 16 	compatible = "zyxel,nsa325", "marvell,kirkwood-88f6282", "marvell,kirkwood";
 25 		stdout-path = &uart0;
 29 		pinctrl: pin-controlle
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/Bindings/arm/marvell/ | 
| H A D | cp110-system-controller.txt | 6 giving access to numerous features: clocks, pin-muxing and many other11  - compatible: must be: "syscon", "simple-mfd";
 12  - reg: register area of the CP110 system controller
 18 -------
 23  - a set of core clocks
 24  - a set of gateable clocks
 28  - The first cell must be 0 or 1. 0 for the core clocks and 1 for the
 30  - The second cell identifies the particular core clock or gateable
 34  - Core clocks
 35    - 0 0	APLL
 [all …]
 
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm64/ti/ | 
| H A D | k3-am62x-sk-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT5  * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/
 8 #include <dt-bindings/leds/common.h>
 9 #include <dt-bindings/gpio/gpio.h>
 10 #include <dt-bindings/net/ti-dp8386
 [all...]
 | 
| H A D | k3-am62a7-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT5  * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/
 8 /dts-v1/;
 10 #include <dt-bindings/leds/common.h>
 11 #include <dt-bindings/gpio/gpio.h>
 12 #include <dt-binding
 [all...]
 | 
| /freebsd-src/sys/contrib/device-tree/src/arm64/altera/ | 
| H A D | socfpga_stratix10_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only10 	compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10";
 13 		serial0 = &uart0;
 20 		stdout-path = "serial0:115200n8";
 24 		compatible = "gpio-led
 [all...]
 |