Home
last modified time | relevance | path

Searched +full:tx +full:- +full:mailbox +full:- +full:count (Results 1 – 25 of 54) sorted by relevance

123

/freebsd-src/sys/contrib/device-tree/Bindings/net/can/
H A Dxilinx_can.txt2 ---------------------------------------------------------
5 - compatible : Should be:
6 - "xlnx,zynq-can-1.0" for Zynq CAN controllers
7 - "xlnx,axi-can-1.00.a" for Axi CAN controllers
8 - "xlnx,canfd-1.0" for CAN FD controllers
9 - "xlnx,canfd-2.0" for CAN FD 2.0 controllers
10 - reg : Physical base address and size of the controller
12 - interrupts : Property with a value describing the interrupt
14 - clock-names : List of input clock names
15 - "can_clk", "pclk" (For CANPS),
[all …]
H A Dxilinx,can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd-src/sys/dev/ice/
H A Dice_type.h1 /* SPDX-License-Identifier: BSD-3-Clause */
56 * DIV_S64 - Divide signed 64-bit value with signed 64-bit divisor
60 * Use DIV_S64 for any 64-bit divide which operates on signed 64-bit dividends.
61 * Do not use this for unsigned 64-bi
[all...]
/freebsd-src/sys/dev/e1000/
H A De1000_regs.h2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
38 #define E1000_CTRL 0x00000 /* Device Control - RW */
39 #define E1000_CTRL_DUP 0x00004 /* Device Control Duplicate (Shadow) - RW */
40 #define E1000_STATUS 0x00008 /* Device Status - RO */
41 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
42 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
43 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
44 #define E1000_FLA 0x0001C /* Flash Access - RW */
45 #define E1000_MDIC 0x00020 /* MDI Control - RW */
[all …]
/freebsd-src/sys/dev/vnic/
H A Dnic.h46 /* NIC SRIOV VF count */
75 * BGX0-LMAC0-CHAN0 - VNIC CHAN0
76 * BGX0-LMAC1-CHAN0 - VNIC CHAN16
78 * BGX1-LMAC0-CHAN0 - VNIC CHAN128
80 * BGX1-LMAC3-CHAN0 - VNIC CHAN174
87 /* TNS bypass mode: 1-1 mapping between VNIC and BGX:LMAC */
93 /* Tx scheduling */
132 /* MSI-X interrupts */
165 * Since both pkt rx and tx notifications are done with same CQ,
281 /* Tx */
[all …]
H A Dnic_main.c32 * ----------------------
36 * - PR223573 multicast rx filter
37 * - PR223575 non-promiscuous mode (driver currently forces promisc)
89 /* Structure to be used by the SR-IOV for VF configuration schemas */
116 /* MSI-X */
138 /* PCI SR-IOV interface */
196 nic->dev = dev; in nicpf_attach()
208 nic->node = nic_get_node_id(nic->reg_base); in nicpf_attach()
211 nic->flags &= ~NIC_TNS_ENABLED; in nicpf_attach()
218 nic->rss_ind_tbl_size = NIC_MAX_RSS_IDR_TBL_SIZE; in nicpf_attach()
[all …]
H A Dnicvf_queues.c119 #define GET_RBUF_INFO(x) ((struct rbuf_info *)((x) - NICVF_RCV_BUF_ALIGN_BYTES))
129 bit_mask = (1UL << bits) - 1; in nicvf_poll_reg()
138 timeout--; in nicvf_poll_reg()
140 device_printf(nic->dev, "Poll on reg 0x%lx failed\n", reg); in nicvf_poll_reg()
152 *paddr = segs->ds_addr; in nicvf_dmamap_q_cb()
164 bus_get_dma_tag(nic->dev), /* parent tag */ in nicvf_alloc_q_desc_mem()
175 &dmem->dmat); /* dmat */ in nicvf_alloc_q_desc_mem()
178 device_printf(nic->dev, in nicvf_alloc_q_desc_mem()
185 dmem->dmat, /* DMA tag */ in nicvf_alloc_q_desc_mem()
186 &dmem->base, /* virtual address */ in nicvf_alloc_q_desc_mem()
[all …]
/freebsd-src/sys/contrib/dev/athk/ath10k/
H A Dsdio.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2004-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2012 Qualcomm Atheros, Inc.
5 * Copyright (c) 2016-2017 Erik Stromdahl <erik.stromdahl@gmail.com>
15 /* Mailbox address in SDIO address space */
29 (ATH10K_SDIO_MAX_BUFFER_SIZE - sizeof(struct ath10k_htc_hdr))
36 /* HTC runs over mailbox 0 */
69 /* mode to enable special 4-bit interrupt assertion without clock */
80 * (HTC_HOST_MAX_MSG_PER_RX_BUNDLE) has the HTC header bundle count set
107 /* TODO: remove this and use skb->cb instead, much cleaner approach */
[all …]
H A Dsdio.c1 // SPDX-License-Identifier: ISC
3 * Copyright (c) 2004-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2012,2017 Qualcomm Atheros, Inc.
5 * Copyright (c) 2016-2017 Erik Stromdahl <erik.stromdahl@gmail.com>
37 return __ALIGN_MASK((len), ar_sdio->mbox_info.block_mask); in ath10k_sdio_calc_txrx_padded_len()
47 dev_kfree_skb(pkt->skb); in ath10k_sdio_mbox_free_rx_pkt()
48 pkt->skb = NULL; in ath10k_sdio_mbox_free_rx_pkt()
49 pkt->alloc_len = 0; in ath10k_sdio_mbox_free_rx_pkt()
50 pkt->act_len = 0; in ath10k_sdio_mbox_free_rx_pkt()
51 pkt->trailer_only = false; in ath10k_sdio_mbox_free_rx_pkt()
[all …]
H A Dtargaddrs.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2016 Qualcomm Atheros, Inc.
36 * Pointer to application-defined area, if any.
50 * General-purpose flag bits, similar to SOC_OPTION_* flags.
103 u32 hi_num_bpatch_streams; /* 0x70 -- unused */
124 * 0xa8 - [1]: 0 = UART FC active low, 1 = UART FC active high
143 /* 0xbc - [31:0]: idle timeout in ms */
150 /* If non-zero, override values sent to Host in WMI_READY event. */
177 /* Interconnect-specific state */
[all …]
/freebsd-src/sys/dev/bhnd/cores/pci/
H A Dbhnd_pcireg.h1 /*-
2 * SPDX-License-Identifier: ISC
29 * PCI/PCIe-Gen1 DMA Constants
35 #define BHND_PCIE_DMA32_TRANSLATION 0x80000000 /**< PCIe-Gen1 DMA32 address translation (sb2pcitr…
36 #define BHND_PCIE_DMA32_MASK BHND_PCIE_SBTOPCI2_MASK /**< PCIe-Gen1 DMA32 translation mask */
38 #define BHND_PCIE_DMA64_TRANSLATION _BHND_PCIE_DMA64(TRANSLATION) /**< PCIe-Gen1 DMA64 address tran…
39 #define BHND_PCIE_DMA64_MASK _BHND_PCIE_DMA64(MASK) /**< PCIe-Gen1 DMA64 translation mask */
50 #define BHND_PCI_SBTOPCI_MBOX 0x028 /**< Sonics to PCI mailbox */
76 /* BHND_PCI_ARB_CTL - ParkID (>= rev8) */
98 * (General) PCI/SB mailbox interrupts, two bits per pci function */
[all …]
/freebsd-src/sys/dev/qlxge/
H A Dqls_def.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2013-2014 Qlogic Corporation
77 (PAGE_SIZE - 1)) & ~(PAGE_SIZE - 1))
81 #define QLA_MAX_TSO_FRAME_SIZE ((64 * 1024 - 1) + 22)
106 uint64_t count; member
120 volatile uint32_t txr_free; /* # of free entries in tx ring */
121 volatile uint32_t txr_next; /* # next available tx ring entry */
145 ((QLA_LBQ_SIZE + PAGE_SIZE + (PAGE_SIZE - 1)) & ~(PAGE_SIZE - 1))
153 ((QLA_SBQ_SIZE + PAGE_SIZE + (PAGE_SIZE - 1)) & ~(PAGE_SIZE - 1))
[all …]
/freebsd-src/sys/dev/ixgbe/
H A Dixgbe_vf.c2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
42 * ixgbe_init_ops_vf - Initialize the pointers for vf
45 * This will assign function pointers, adapter-specific functions can
47 * their own adapter-specific function pointers.
55 hw->mac.ops.init_hw = ixgbe_init_hw_vf; in ixgbe_init_ops_vf()
56 hw->ma in ixgbe_init_ops_vf()
[all...]
H A Dif_ixv.c3 Copyright (c) 2001-2017, Intel Corporation
48 static const char ixv_driver_version[] = "2.0.1-k";
131 /* The MSI-X Interrupt handlers */
249 if_softc_ctx_t scctx = sc->shared; in ixv_if_tx_queues_alloc()
253 MPASS(sc->num_tx_queues == ntxqsets); in ixv_if_tx_queues_alloc()
257 sc->tx_queues = in ixv_if_tx_queues_alloc()
260 if (!sc->tx_queues) { in ixv_if_tx_queues_alloc()
262 "Unable to allocate TX ring memory\n"); in ixv_if_tx_queues_alloc()
266 for (i = 0, que = sc->tx_queues; i < ntxqsets; i++, que++) { in ixv_if_tx_queues_alloc()
267 struct tx_ring *txr = &que->tx in ixv_if_tx_queues_alloc()
1752 UPDATE_STAT_32(reg,last,count) global() argument
1762 UPDATE_STAT_36(lsb,msb,last,count) global() argument
[all...]
H A Dixgbe_type.h2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
42 * - IXGBE_ERROR_INVALID_STATE
48 * - IXGBE_ERROR_POLLING
53 * - IXGBE_ERROR_CAUTION
58 * - IXGBE_ERROR_SOFTWARE
64 * - IXGBE_ERROR_ARGUMEN
[all...]
/freebsd-src/sys/dev/cxgbe/common/
H A Dt4_hw.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
49 * t4_wait_op_done_val - wait until an operation is completed
52 * @mask: a single-bit field within @reg that indicates completion
61 * operation completes and -EAGAIN otherwise.
74 if (--attempts == 0) in t4_wait_op_done_val()
75 return -EAGAIN; in t4_wait_op_done_val()
89 * t4_set_reg_field - set a register field to a value
108 * t4_read_indirect - read indirectly addressed registers
123 while (nregs--) { in t4_read_indirect()
[all …]
/freebsd-src/sys/dev/qlxgbe/
H A Dql_hw.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2013-2016 Qlogic Corporation
45 * Firmware Mailbox Registers
52 * Host Mailbox Registers
203 #define READ_REG32(ha, reg) bus_read_4((ha->pci_reg), reg)
207 bus_write_4((ha->pci_reg), reg, val);\
208 bus_read_4((ha->pci_reg), reg);\
221 * Command Response Interface - Commands
268 * Mailbox Command Response
[all …]
/freebsd-src/sys/contrib/dev/rtw89/
H A Dcore.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
2 /* Copyright(c) 2019-2020 Realtek Corporation
50 #define RTW89_RSSI_RAW_TO_DBM(rssi) ((s8)((rssi) >> RSSI_FACTOR) - MAX_RSSI)
107 RTW89_CH_6G_BAND_IDX6, /* Ultra-high */
108 RTW89_CH_6G_BAND_IDX7, /* Ultra-high */
256 * RTW89_ADDR_CAM_SEC_ALL_UNI : 0 -
3451 u8 mailbox; global() member
[all...]
/freebsd-src/sys/dev/mlx4/mlx4_core/
H A Dmlx4_resource_tracker.c17 * - Redistributions of source code must retain the above
21 * - Redistributions in binary form must reproduce the above
226 /* > 0 --> apply mirror when getting into HA mode */
227 /* = 0 --> un-apply mirror when getting out of HA mode */
235 struct rb_node *node = root->rb_node; in res_tracker_lookup()
241 if (res_id < res->res_id) in res_tracker_lookup()
242 node = node->rb_left; in res_tracker_lookup()
243 else if (res_id > res->res_id) in res_tracker_lookup()
244 node = node->rb_right; in res_tracker_lookup()
253 struct rb_node **new = &(root->rb_node), *parent = NULL; in res_tracker_insert()
[all …]
/freebsd-src/sys/dev/iwm/
H A Dif_iwmreg.h10 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
35 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
73 * BEGIN iwl-csr.h
81 * low power states due to driver-invoked device resets
82 * (e.g. IWM_CSR_RESET_REG_FLAG_SW_RESET) or uCode-driven power-saving modes.
95 #define IWM_CSR_INT_COALESCING (0x004) /* accum ints, 32-usec units */
109 * 31-16: Reserved
110 * 15-
3512 uint8_t count; global() member
3721 struct iwm_statistics_tx tx; global() member
5248 struct iwm_tx_cmd tx; global() member
5916 uint8_t count; global() member
[all...]
/freebsd-src/sys/dev/age/
H A Dif_age.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
185 { -1, 0, 0 }
190 { -1, 0, 0 }
195 { -1, 0, 0 }
200 { -1, 0, 0 }
217 for (i = AGE_PHY_TIMEOUT; i > 0; i- in age_miibus_readreg()
2300 int count, nsegs; age_rxeof() local
2443 age_rxintr(struct age_softc * sc,int rr_prod,int count) age_rxintr() argument
[all...]
/freebsd-src/sys/dev/oce/
H A Doce_hw.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
34 * freebsd-drivers@emulex.com
222 #define OCE_INTF_SLI_REV4 4 /* driver supports SLI-4 */
454 /* TX doorbell */
650 /* Mailbox Completion Status Codes */
839 /* MQ mailbox structure */
845 /* ---[ MBXs start here ]---------------------------------------------- */
967 #define OCE_MBX_VER_V2 0x0002 /* Version V2 mailbox command */
968 #define OCE_MBX_VER_V1 0x0001 /* Version V1 mailbox command */
[all …]
H A Doce_if.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
34 * freebsd-drivers@emulex.com
109 #define IS_BE(sc) (((sc->flags & OCE_FLAGS_BE3) | \
110 (sc->flags & OCE_FLAGS_BE2))? 1:0)
111 #define IS_BE3(sc) (sc->flags & OCE_FLAGS_BE3)
112 #define IS_BE2(sc) (sc->flags & OCE_FLAGS_BE2)
113 #define IS_XE201(sc) ((sc->flags & OCE_FLAGS_XE201) ? 1:0)
114 #define HAS_A0_CHIP(sc) ((sc->flags & OCE_FLAGS_HAS_A0_CHIP) ? 1:0)
115 #define IS_SH(sc) ((sc->flags & OCE_FLAGS_SH) ? 1 : 0)
[all …]
/freebsd-src/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm6375.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmcc.h>
7 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
8 #include <dt-bindings/clock/qcom,sm6375-gpucc.h>
9 #include <dt-binding
[all...]
/freebsd-src/sys/dev/bce/
H A Dif_bce.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2006-2014 QLogic Corporation
42 * BCM5706C A0, A1 (pre-production)
43 * BCM5706S A0, A1 (pre-production)
44 * BCM5708C A0, B0 (pre-production)
45 * BCM5708S A0, B0 (pre-productio
1045 int count, error, rc = 0, rid; bce_attach() local
7413 int count = 0; bce_start_locked() local
9698 bce_dump_tx_mbuf_chain(struct bce_softc * sc,u16 chain_prod,int count) bce_dump_tx_mbuf_chain() argument
9727 bce_dump_rx_mbuf_chain(struct bce_softc * sc,u16 chain_prod,int count) bce_dump_rx_mbuf_chain() argument
9756 bce_dump_pg_mbuf_chain(struct bce_softc * sc,u16 chain_prod,int count) bce_dump_pg_mbuf_chain() argument
10330 bce_dump_tx_chain(struct bce_softc * sc,u16 tx_prod,int count) bce_dump_tx_chain() argument
10371 bce_dump_rx_bd_chain(struct bce_softc * sc,u16 rx_prod,int count) bce_dump_rx_bd_chain() argument
10414 bce_dump_pg_chain(struct bce_softc * sc,u16 pg_prod,int count) bce_dump_pg_chain() argument
[all...]

123