/freebsd-src/sys/contrib/device-tree/Bindings/media/ |
H A D | mediatek,vcodec-subdev-decoder.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/mediatek,vcodec-subdev-decoder.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Yunfei Dong <yunfei.dong@mediatek.com> 20 +------------------------------------------------+-------------------------------------+ 22 | input -> lat soc HW -> lat HW -> lat buffer --|--> lat buffer -> core HW -> output | 24 +------------||-------------||-------------------+---------------------||--------------+ 26 -------------||-------------||-------------------|---------------------||--------------- 27 ||<------------||----------------HW index---------------->|| <child> [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/soc/mediatek/ |
H A D | scpsys.txt | 11 power/power-domain.yaml. It provides the power domains defined in 12 - include/dt-bindings/power/mt8173-power.h 13 - include/dt-bindings/power/mt6797-power.h 14 - include/dt-bindings/power/mt6765-power.h 15 - include/dt-bindings/power/mt2701-power.h 16 - include/dt-bindings/power/mt2712-power.h 17 - include/dt-bindings/power/mt7622-power.h 20 - compatible: Should be one of: 21 - "mediatek,mt2701-scpsys" 22 - "mediatek,mt2712-scpsys" [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/mediatek/ |
H A D | mt8167.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/clock/mt8167-clk.h> 9 #include <dt-bindings/memory/mt8167-larb-port.h> 10 #include <dt-bindings/power/mt8167-power.h> 12 #include "mt8167-pinfunc.h" 19 soc { 21 compatible = "mediatek,mt8167-topckgen", "syscon"; 23 #clock-cells = <1>; 27 compatible = "mediatek,mt8167-infracfg", "syscon"; 29 #clock-cells = <1>; [all …]
|
H A D | mt8192.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/clock/mt8192-clk.h> 9 #include <dt-bindings/gce/mt8192-gce.h> 10 #include <dt-bindings/interrupt-controlle [all...] |
H A D | mt8195.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/clock/mt8195-clk.h> 9 #include <dt-bindings/gce/mt8195-gce.h> 10 #include <dt-bindings/interrupt-controlle [all...] |
H A D | mt8183.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/mt8183-clk.h> 9 #include <dt-bindings/gce/mt8183-gce.h> 10 #include <dt-bindings/interrupt-controller/arm-gi [all...] |
/freebsd-src/sys/contrib/device-tree/include/dt-bindings/memory/ |
H A D | mediatek,mt8188-memory-port.h | 1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ 9 #include <dt-bindings/memory/mtk-memory-port.h> 51 * This is the suggested mapping in this SoC: 53 * modules dma-address-region larbs-ports 61 * This SoC have two MM IOMMU HWs, this is the connected information: 62 * iommu-vdo: larb0/2/5/9/10/11A/11C/13/16B/17B/19/21 63 * iommu-vpp: larb1/3/4/6/7/11B/12/14/15/16A/17A/23/27 69 /* LARB 0 -- VDO-0 */ 78 /* LARB 1 -- VD0-0 */ 87 /* LARB 2 -- VDO-1 */ [all …]
|
H A D | mt8186-memory-port.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 11 #include <dt-bindings/memory/mtk-memory-port.h> 20 * This is the suggested mapping in this SoC: 22 * modules dma-address-region larbs-ports 32 /* LARB 0 -- MMSYS */ 38 /* LARB 1 -- MMSYS */ 45 /* LARB 2 -- MMSYS */ 52 /* LARB 4 -- VDEC */ 68 /* LARB 7 -- VENC */ 83 /* LARB 8 -- WPE */ [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/amlogic/ |
H A D | meson-gxbb.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include "meson-gx.dtsi" 7 #include "meson-gx-mali450.dtsi" 8 #include <dt-bindings/gpio/meson-gxbb-gpio.h> 9 #include <dt-binding [all...] |
H A D | meson-gxl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "meson-gx.dtsi" 8 #include <dt-bindings/clock/gxbb-clkc.h> 9 #include <dt-bindings/clock/gxbb-aoclkc.h> 10 #include <dt-bindings/gpio/meson-gx [all...] |
H A D | meson-gx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #include <dt-bindings/power/meson-gxbb-power.h> 16 #include <dt-bindings/thermal/thermal.h> 19 interrupt-parent = <&gic>; 20 #address-cells = <2>; 21 #size-cells = <2>; 29 reserved-memory { [all …]
|
H A D | meson-g12-common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/phy/phy.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/clock/g12a-clkc.h> 9 #include <dt-bindings/clock/g12a-aoclkc.h> 10 #include <dt-binding 2109 vdec: video-decoder@ff620000 { global() label [all...] |
/freebsd-src/sys/contrib/device-tree/Bindings/arm/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/soc/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/tegr [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3328.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3328-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-binding 670 vdec: video-codec@ff360000 { global() label [all...] |
H A D | rk3399.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd 6 #include "rk3399-base.dtsi" 9 cluster0_opp: opp-table-0 { 10 compatible = "operating-points-v2"; 11 opp-share 1391 vdec: video-codec@ff660000 { global() label [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/microchip/ |
H A D | sama5d4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC 9 #include <dt-bindings/clock/at91.h> 10 #include <dt-bindings/dma/at91.h> 11 #include <dt-bindings/mfd/at91-usart.h> 12 #include <dt-binding [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx6sx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6sx-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gi 157 soc: soc { global() label [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/nvidia/ |
H A D | tegra30.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra30-car.h> 3 #include <dt-bindings/gpio/tegra-gpio.h> 4 #include <dt-bindings/memory/tegra30-mc.h> 5 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/soc/tegra-pmc.h> 8 #include <dt-bindings/thermal/thermal.h> 10 #include "tegra30-peripherals-opp.dtsi" 14 interrupt-parent = <&lic>; [all …]
|
H A D | tegra20.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra20-car.h> 3 #include <dt-bindings/gpio/tegra-gpio.h> 4 #include <dt-bindings/memory/tegra20-mc.h> 5 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/soc/tegra-pmc.h> 9 #include "tegra20-peripherals-opp.dtsi" 13 interrupt-parent = <&lic>; 14 #address-cells = <1>; [all …]
|