Home
last modified time | relevance | path

Searched +full:power +full:- +full:off (Results 1 – 25 of 1072) sorted by relevance

12345678910>>...43

/freebsd-src/sys/contrib/device-tree/Bindings/power/reset/
H A Dgpio-poweroff.txt1 Driver a GPIO line that can be used to turn the power off.
3 The driver supports both level triggered and edge triggered power off.
5 install a handler to power off the system. If the optional properties
9 When the power-off handler is called, the gpio is configured as an
10 output, and drive active, so triggering a level triggered power off
11 condition. This will also cause an inactive->active edge condition, so
12 triggering positive edge triggered power off. After a delay of 100ms,
13 the GPIO is set to inactive, thus causing an active->inactive edge,
14 triggering negative edge triggered power off. After another 100ms
15 delay the GPIO is driver active again. If the power is still on and
[all …]
H A Dgpio-poweroff.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-poweroff.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: GPIO controlled power off
10 - Sebastian Reichel <sre@kernel.org>
13 System power off support via a GPIO line. When a shutdown is
15 from inactive to active. After a delay (active-delay-ms) it
17 delay (inactive-delay-ms) it is configured as active again.
18 Finally the operating system assumes the power off failed if
[all …]
H A Dqnap-poweroff.txt1 * QNAP Power Off
3 QNAP NAS devices have a microcontroller controlling the main power
6 microcontroller to turn the power off.
12 - compatible: Should be "qnap,power-off" or "synology,power-off"
14 - reg: Address and length of the register set for UART1
15 - clocks: tclk clock
H A Dqcom,pshold.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/power/reset/qcom,pshold.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SoC restart and power off
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
13 A power supply hold (ps-hold) bit is set to power the Qualcomm chipsets.
14 Clearing that bit allows us to restart/power off. The difference between
15 power off and restart is determined by unique power manager IC settings.
25 - compatible
[all …]
H A Dregulator-poweroff.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/regulator-poweroff.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Force-disable power regulator to turn the power off.
10 - Michael Klein <michael@fossekall.de>
13 When the power-off handler is called, a power regulator is disabled by
14 calling regulator_force_disable(). If the power is still on and the
19 const: regulator-poweroff
21 cpu-supply:
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/mfd/
H A Dtwl4030-power.txt1 Texas Instruments TWL family (twl4030) reset and power management module
3 The power management module inside the TWL family provides several facilities
4 to control the power resources, including power scripts. For now, the
8 - compatible : must be one of the following
9 "ti,twl4030-power"
10 "ti,twl4030-power-reset"
11 "ti,twl4030-power-idle"
12 "ti,twl4030-power-idle-osc-off"
14 The use of ti,twl4030-power-reset is recommended at least on
17 When using ti,twl4030-power-idle, the TI recommended configuration
[all …]
H A Das3722.txt1 * ams AS3722 Power management IC.
4 -------------------
5 - compatible: Must be "ams,as3722".
6 - reg: I2C device address.
7 - interrupt-controller: AS3722 has internal interrupt controller which takes the
8 interrupt request from internal sub-blocks like RTC, regulators, GPIOs as well
10 - #interrupt-cells: Should be set to 2 for IRQ number and flags.
12 of AS3722 are defined at dt-bindings/mfd/as3722.h
14 interrupts.txt, using dt-bindings/irq.
17 --------------------
[all …]
H A Dsamsung,s2mps11.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung S2MPS11/13/14/15 and S2MPU02 Power Management IC
10 - Krzyszto
[all...]
H A Drockchip,rk809.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RK809 Power Management Integrated Circuit
10 - Chris Zhong <zyw@rock-chips.com>
11 - Zhang Qing <zhangqing@rock-chips.com>
15 that includes regulators, an RTC, and power button.
20 - rockchip,rk809
28 '#clock-cells':
30 See <dt-bindings/clock/rockchip,rk808.h> for clock IDs.
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/soc/tegra/
H A Dnvidia,tegra20-pmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pm
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/arm/tegra/
H A Dnvidia,tegra20-pmc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Tegra Power Management Controller (PMC)
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jonathan Hunter <jonathanh@nvidia.com>
16 - nvidia,tegra20-pmc
17 - nvidia,tegra30-pmc
18 - nvidia,tegra114-pmc
[all …]
/freebsd-src/sys/dev/acpica/
H A Dacpi_powerres.c1 /*-
40 * ACPI power resource management.
42 * Power resource behaviour is slightly complicated by the fact that
43 * a single power resource may provide power for more than one device.
44 * Thus, we must track the device(s) being powered by a given power
48 * ugly case where we may turn off power to a device which is in use because
53 * on, turned off, etc.
56 static MALLOC_DEFINE(M_ACPIPWR, "acpipwr", "ACPI power resources");
62 /* Return values from _STA on a power resource */
66 /* A relationship between a power resource and a consumer. */
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/regulator/
H A Dsamsung,s5m8767.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung S5M8767 Power Management IC regulators
10 - Krzysztof Kozlowski <krzk@kernel.org>
13 This is a part of device tree bindings for S2M and S5M family of Power
23 "^LDO([1-9]|1[0-9]|2[0-8])$":
36 Describes the different operating modes of the LDO's with power mode
38 0 - always off mode
39 1 - on in normal mode
[all …]
/freebsd-src/sys/contrib/device-tree/src/mips/ralink/
H A Dgardena_smart_gateway_mt7688.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
14 compatible = "gardena,smart-gateway-mt7688", "ralink,mt7688a-soc",
15 "ralink,mt7628a-soc";
23 gpio-keys {
24 compatible = "gpio-keys";
26 pinctrl-names = "default";
27 pinctrl-0 = <&pinmux_gpio_gpio>; /* GPIO11 */
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/media/i2c/
H A Dadv7343.txt3 The ADV7343 are high speed, digital-to-analog video encoders in a 64-lead LQFP
4 package. Six high speed, 3.3 V, 11-bit video DACs provide support for composite
5 (CVBS), S-Video (Y-C), and component (YPrPb/RGB) analog outputs in standard
10 - compatible: Must be "adi,adv7343"
13 - adi,power-mode-sleep-mode: on enable the current consumption is reduced to
16 - adi,power-mode-pll-ctrl: PLL and oversampling control. This control allows
18 oversampling to be switched off.
19 - ad,adv7343-power-mode-dac: array configuring the power on/off DAC's 1..6,
20 0 = OFF and 1 = ON, Default value when this
22 - ad,adv7343-sd-config-dac-out: array configure SD DAC Output's 1 and 2, 0 = OFF
[all …]
/freebsd-src/sys/powerpc/powermac/
H A Dpmuvar.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
35 #define PMU_POWER_CTRL0 0x10 /* control power of some devices */
36 #define PMU_POWER_CTRL 0x11 /* control power of some devices */
38 #define PMU_POWER_OFF 0x7e /* Turn Power off */
55 #define PMU_POWER_EVENTS 0x8f /* Send power-event commands to PMU */
62 #define PMU_ADB_POLL_OFF 0x21 /* Disable ADB auto-poll */
76 #define PMU_SET_SLEEPLED 0xee /* Set sleep LED on/off */
80 #define PMU_INT_PCEJECT 0x04 /* PC-card eject buttons */
85 #define PMU_INT_TICK 0x80 /* 1-second tick interrupt */
[all …]
/freebsd-src/sys/contrib/device-tree/src/arm/microchip/
H A Dat91sam9g25-gardena-smart-gateway.dts1 // SPDX-License-Identifier: GPL-2.0+
8 /dts-v1/;
12 #include <dt-bindings/input/input.h>
16 compatible = "gardena,smart-gateway-at91sam", "atmel,at91sam9g25", "atmel,at91sam9x5",
23 gpio-keys {
24 compatible = "gpio-keys";
38 compatible = "gpio-led
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3399-pinebook-pro.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/input/gpio-keys.h>
10 #include <dt-bindings/input/linux-event-codes.h>
11 #include <dt-binding
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/mmc/
H A Dmmc-pwrseq-simple.txt1 * The simple MMC power sequence provider
3 The purpose of the simple MMC power sequence provider is to supports a set of
8 - compatible : contains "mmc-pwrseq-simple".
11 - reset-gpios : contains a list of GPIO specifiers. The reset GPIOs are asserted
12 at initialization and prior we start the power up procedure of the card.
13 They will be de-asserted right after the power has been provided to the
15 - clocks : Must contain an entry for the entry in clock-names.
16 See ../clocks/clock-bindings.txt for details.
17 - clock-names : Must include the following entry:
19 - post-power-on-delay-ms : Delay in ms after powering the card and
[all …]
H A Dmmc-pwrseq-simple.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-simple.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Simple MMC power sequence provider
10 - Ulf Hansson <ulf.hansson@linaro.org>
13 The purpose of the simple MMC power sequence provider is to supports a set
19 const: mmc-pwrseq-simple
21 reset-gpios:
27 at initialization and prior we start the power up procedure of the card.
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/soc/renesas/
H A Drenesas,rzv2m-pwc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/renesas/renesas,rzv2m-pwc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas RZ/V2M External Power Sequence Controller (PWC)
12 - external power supply on/off sequence generation
13 - on/off signal generation for the LPDDR4 core power supply (LPVDD)
14 - key input signals processing
15 - general-purpose output pins
18 - Fabrizio Castro <fabrizio.castro.jz@renesas.com>
[all …]
/freebsd-src/usr.sbin/lpr/filters.ru/
H A Dbjc-240.sh.sample3 # Canon BJC-240 Setup script
7 # HQ mode, no CR translation, power off in 10min, auto power on
18 AutoLF=Off
20 AutoCR=Off
22 AGM=Off
34 AutoLF=Off
55 Reduction=Off
58 I/D-Buffer=Input
/freebsd-src/usr.bin/beep/
H A Dbeep.c1 /*-
69 * "power" should be in the range <0.0f .. 2.0f>
71 * The return value is in the range [-1.0f .. 1.0f]
74 wave_function_16(float phase, float power) in wave_function_16() argument
92 return (-1.0f); in wave_function_16()
100 x ^= (mask - 1); in wave_function_16()
114 /* Compute the rest of the power series */ in wave_function_16()
117 retval = (1.0f - retval) / 2.0f; in wave_function_16()
118 retval = powf(retval, power); in wave_function_16()
121 retval = powf(retval, power); in wave_function_16()
158 size_t off; main() local
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/crypto/
H A Dfsl,sec-v4.0-mon.yaml1 # SPDX-License-Identifier: GPL-2.0
2 # Copyright (C) 2008-2011 Freescale Semiconductor Inc.
4 ---
5 $id: http://devicetree.org/schemas/crypto/fsl,sec-v4.0-mon.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Freescale Secure Non-Volatile Storage (SNVS)
11 - '"Horia Geantă" <horia.geanta@nxp.com>'
12 - Pankaj Gupta <pankaj.gupta@nxp.com>
13 - Gaurav Jain <gaurav.jain@nxp.com>
18 violations. This also included rtc, system power off and ON/OFF key.
[all …]
/freebsd-src/sbin/reboot/
H A Dreboot.873 .Bl -tag -width indent
75 The system will turn off the power and then turn it back on if it can.
76 If the power down action fails, the system
84 driver implements the power cycle functionality and only on hardware
85 with a BMC that supports power cycling.
86 Unlike power off, the amount of hardware that supports power cycling
117 This is a one-shot option, the
141 The file system cache is not flushed during the initial process clean-up,
146 .Dq best-effort
157 The system will turn off the power if it can.
[all …]

12345678910>>...43