/llvm-project/llvm/test/Transforms/LoadStoreVectorizer/NVPTX/ |
H A D | many_loads_stores.ll | 59 %multiply.3915 = fmul float %add.3613, 0x3FE27350C0000000 60 %add.4217 = fadd float %multiply.3915, -1.500000e+00 89 %multiply.10 = fmul float %divide.6, %48 95 %multiply.18 = fmul float %53, 0x3FC3BF2820000000 96 %multiply.53 = fmul float %multiply.10, %multiply.18 97 %add.57.i = fadd float %multiply.53, 0.000000e+00 109 %multiply.10.1 = fmul float %divide.6.1, %48 113 %multiply.18.1 = fmul float %64, 0x3FC3BF2820000000 114 %multiply.53.1 = fmul float %multiply.10.1, %multiply.18.1 115 %add.57.i.1 = fadd float %add.57.i, %multiply.53.1 [all …]
|
/llvm-project/llvm/test/MC/RISCV/corev/ |
H A D | XCVmac-valid.s | 12 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 17 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 22 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 27 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 32 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 37 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 42 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 47 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 52 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply-Accumulate){{$}} 57 # CHECK-NO-EXT: instruction requires the following: 'XCVmac' (CORE-V Multiply [all...] |
/llvm-project/llvm/test/Transforms/InstCombine/ |
H A D | matrix-multiplication-negation.ll | 7 ; CHECK-NEXT: [[TMP1:%.*]] = call <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> [[A:%.*]], <3 x double> [[B:%.*]], i32 2, i32 3, i32 1) 12 %res = tail call <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> %a.neg, <3 x double> %b, i32 2, i32 3, i32 1) 20 ; CHECK-NEXT: [[TMP1:%.*]] = call fast <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> [[A:%.*]], <3 x double> [[B:%.*]], i32 2, i32 3, i32 1) 25 %res = tail call fast <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> %a.neg, <3 x double> %b, i32 2, i32 3, i32 1) 31 ; CHECK-NEXT: [[TMP1:%.*]] = call nnan <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> [[A:%.*]], <3 x double> [[B:%.*]], i32 2, i32 3, i32 1) 36 %res = tail call nnan <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> %a.neg, <3 x double> %b, i32 2, i32 3, i32 1) 42 ; CHECK-NEXT: [[TMP1:%.*]] = call nsz <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> [[A:%.*]], <3 x double> [[B:%.*]], i32 2, i32 3, i32 1) 47 %res = tail call nsz <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> %a.neg, <3 x double> %b, i32 2, i32 3, i32 1) 53 ; CHECK-NEXT: [[TMP1:%.*]] = call <2 x double> @llvm.matrix.multiply.v2f64.v6f64.v3f64(<6 x double> [[A:%.*]], <3 x double> [[B:%.*]], i32 2, i32 3, i32 1) 58 %res = tail call <2 x double> @llvm.matrix.multiply [all...] |
/llvm-project/flang/lib/Evaluate/ |
H A D | complex.cpp | 33 ValueWithRealFlags<Complex<R>> Complex<R>::Multiply( in Multiply() function in Fortran::evaluate::value::Complex 37 Part ac{re_.Multiply(that.re_, rounding).AccumulateFlags(flags)}; in Multiply() 38 Part bd{im_.Multiply(that.im_, rounding).AccumulateFlags(flags)}; in Multiply() 39 Part ad{re_.Multiply(that.im_, rounding).AccumulateFlags(flags)}; in Multiply() 40 Part bc{im_.Multiply(that.re_, rounding).AccumulateFlags(flags)}; in Multiply() 53 Part cc{that.re_.Multiply(that.re_, rounding).AccumulateFlags(flags)}; in Divide() 54 Part dd{that.im_.Multiply(that.im_, rounding).AccumulateFlags(flags)}; in Divide() 59 Part ac{re_.Multiply(that.re_, rounding).AccumulateFlags(flags)}; in Divide() 60 Part ad{re_.Multiply(that.im_, rounding).AccumulateFlags(flags)}; in Divide() 61 Part bc{im_.Multiply(that.re_, rounding).AccumulateFlags(flags)}; in Divide() [all …]
|
/llvm-project/llvm/test/Verifier/ |
H A D | matrix-intrinsics.ll | 22 define <4 x float> @multiply(<4 x float> %m, i32 %arg) { 29 ; CHECK-NEXT: %result.4 = call <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32(<4 x float> %r… 30 …%result.0 = call <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32(<4 x float> %m, <4 x float> %… 31 …%result.1 = call <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32(<4 x float> %result.0, <4 x f… 32 …%result.2 = call <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32(<4 x float> %result.1, <4 x f… 33 …%result.3 = call <3 x float> @llvm.matrix.multiply.v3f32.v4f32.v4f32(<4 x float> %result.2, <4 x f… 34 …%result.4 = call <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32(<4 x float> %result.2, <4 x f… 79 ; CHECK-NEXT: ptr @llvm.matrix.multiply.v4i32.v4f32.v4f32 81 ; CHECK-NEXT: ptr @llvm.matrix.multiply.v4f32.v4i32.v4f32 83 ; CHECK-NEXT: ptr @llvm.matrix.multiply.v4f32.v4f32.v4i32 [all …]
|
/llvm-project/llvm/test/MC/ARM/ |
H A D | armv8.6a-matmul.s | 9 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 14 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 19 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 24 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 29 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 34 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 39 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 44 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply 49 // NOMATMUL: [[@LINE-3]]:{{[0-9]+}}: error: instruction requires: 8-bit integer matrix multiply
|
/llvm-project/llvm/test/MC/Hexagon/instructions/ |
H A D | xtype_mpy.s | 4 # Multiply and use lower result 28 # Vector multiply word by signed half (32x16) 62 # Vector multiply word by unsigned half (32x16) 96 # Multiply signed halfwords 194 # Multiply unsigned halfwords 244 # Polynomial multiply words 250 # Vector reduce multiply word by signed half (32x16) 268 # Multiply and use upper result 294 # Multiply and use full result 308 # Vector dual multiply [all …]
|
H A D | xtype_complex.s | 20 # Complex multiply 46 # Complex multiply real or imaginary 56 # Complex multiply with round and pack 66 # Complex multiply 32x16 76 # Vector complex multiply real or imaginary 98 # Vector reduce complex multiply real or imaginary 108 # Vector reduce complex multiply by scalar 118 # Vector reduce complex multiply by scalar with round and pack
|
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVSchedule.td | 20 def WriteIMul : SchedWrite; // 32-bit or 64-bit multiply 21 def WriteIMul32 : SchedWrite; // 32-bit multiply on RV64I 46 def WriteFMul16 : SchedWrite; // 16-bit floating point multiply 47 def WriteFMul32 : SchedWrite; // 32-bit floating point multiply 48 def WriteFMul64 : SchedWrite; // 64-bit floating point multiply 49 def WriteFMA16 : SchedWrite; // 16-bit floating point fused multiply-add 50 def WriteFMA32 : SchedWrite; // 32-bit floating point fused multiply-add 51 def WriteFMA64 : SchedWrite; // 64-bit floating point fused multiply-add 159 def ReadFMul16 : SchedRead; // 16-bit floating point multiply 160 def ReadFMul32 : SchedRead; // 32-bit floating point multiply [all...] |
/llvm-project/llvm/test/Transforms/LowerMatrixIntrinsics/ |
H A D | dot-product-float.ll | 14 …%c = tail call fast <1 x float> @llvm.matrix.multiply.v1f32.v6f32.v6f32(<6 x float> %a, <6 x float… 18 declare <1 x float> @llvm.matrix.multiply.v1f32.v6f32.v6f32(<6 x float>, <6 x float>, i32, i32, i32) 29 …%c = tail call fast <1 x float> @llvm.matrix.multiply.v1f32.v1f32.v1f32(<1 x float> %a, <1 x float… 33 declare <1 x float> @llvm.matrix.multiply.v1f32.v1f32.v1f32(<1 x float>, <1 x float>, i32, i32, i32) 44 …%c = tail call fast <1 x float> @llvm.matrix.multiply.v1f32.v3f32.v3f32(<3 x float> %a, <3 x float… 48 declare <1 x float> @llvm.matrix.multiply.v1f32.v3f32.v3f32(<3 x float>, <3 x float>, i32, i32, i32) 63 …%result = tail call fast <1 x float> @llvm.matrix.multiply.v1f32.v6f32.v6f32(<6 x float> %lhs, <6 … 82 …%c = tail call fast <1 x float> @llvm.matrix.multiply.v1f32.v7f32.v7f32(<7 x float> %lhs, <7 x flo… 86 declare <1 x float> @llvm.matrix.multiply.v1f32.v7f32.v7f32(<7 x float>, <7 x float>, i32, i32, i32) 97 …%c = tail call fast <1 x double> @llvm.matrix.multiply.v1f64.v6f64.v6f64(<6 x double> %a, <6 x dou… [all …]
|
H A D | after-transpose-opts.ll | 17 ; CHECK-NEXT: [[MUL:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x doubl… 26 …%mul = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x double> %splat, <9 x double>… 39 ; CHECK-NEXT: [[MMUL:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x doub… 47 …%mul = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x double> %splat, <9 x double>… 146 ; CHECK-NEXT: [[TMP0:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x doub… 147 ; CHECK-NEXT: [[TMP1:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x doub… 162 …%atbt = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x double> %at, <9 x double> %… 163 …%ctdt = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x double> %ct, <9 x double> %… 203 ; CHECK-NEXT: [[MMUL2:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x dou… 204 ; CHECK-NEXT: [[MMUL1:%.*]] = call <9 x double> @llvm.matrix.multiply.v9f64.v9f64.v9f64(<9 x dou… [all …]
|
H A D | transpose-opts-lifting.ll | 108 ; CHECK-NEXT: [[MUL:%.+]] = call <9 x double> @llvm.matrix.multiply.v9f64.v6f64.v6f64(<6 x double> %b, <6 x double> %a, i32 3, i32 2, i32 3) 115 %mul = call <9 x double> @llvm.matrix.multiply.v9f64.v6f64(<6 x double> %a.t, <6 x double> %b.t, i32 3, i32 2 , i32 3) 122 ; CHECK-NEXT: [[MUL:%.+]] = call <6 x double> @llvm.matrix.multiply.v6f64.v4f64.v6f64(<4 x double> %b, <6 x double> %a, i32 2, i32 2, i32 3) 129 %mul = call <6 x double> @llvm.matrix.multiply.v6f64.v6f64.v4f64(<6 x double> %a.t, <4 x double> %b.t, i32 3, i32 2 , i32 2) 136 ; CHECK-NEXT: [[MUL:%.+]] = call <6 x double> @llvm.matrix.multiply.v6f64.v6f64.v4f64(<6 x double> %b, <4 x double> %a, i32 3, i32 2, i32 2) 143 %mul = call <6 x double> @llvm.matrix.multiply.v6f64.v4f64.v6f64(<4 x double> %a.t, <6 x double> %b.t, i32 2, i32 2 , i32 3) 151 ; CHECK-NEXT: [[TMP0:%.*]] = call <6 x float> @llvm.matrix.multiply.v6f32.v3f32.v2f32(<3 x float> [[A]], <2 x float> [[B]], i32 3, i32 1, i32 2) 158 %m = tail call <6 x float> @llvm.matrix.multiply.v6f32.v3f32.v2f32(<3 x float> %a, <2 x float> %b, i32 3, i32 1, i32 2) 167 declare <9 x double> @llvm.matrix.multiply.v9f64.v6f64(<6 x double>, <6 x double>, i32, i32, i32) 168 declare <6 x double> @llvm.matrix.multiply [all...] |
/llvm-project/llvm/test/MC/Disassembler/Hexagon/ |
H A D | xtype_mpy.txt | 4 # Multiply and use lower result 28 # Vector multiply word by signed half (32x16) 62 # Vector multiply word by unsigned half (32x16) 96 # Multiply signed halfwords 194 # Multiply unsigned halfwords 244 # Polynomial multiply words 250 # Vector reduce multiply word by signed half (32x16) 268 # Multiply and use upper result 294 # Multiply and use full result 308 # Vector dual multiply [all …]
|
H A D | xtype_complex.txt | 20 # Complex multiply 46 # Complex multiply real or imaginary 56 # Complex multiply with round and pack 66 # Complex multiply 32x16 76 # Vector complex multiply real or imaginary 98 # Vector reduce complex multiply real or imaginary 108 # Vector reduce complex multiply by scalar 118 # Vector reduce complex multiply by scalar with round and pack
|
/llvm-project/clang/lib/Headers/ |
H A D | fmaintrin.h | 21 /// Computes a multiply-add of 128-bit vectors of [4 x float]. 41 /// Computes a multiply-add of 128-bit vectors of [2 x double]. 61 /// Computes a scalar multiply-add of the single-precision values in the 90 /// Computes a scalar multiply-add of the double-precision values in the 119 /// Computes a multiply-subtract of 128-bit vectors of [4 x float]. 139 /// Computes a multiply-subtract of 128-bit vectors of [2 x double]. 159 /// Computes a scalar multiply-subtract of the single-precision values in 188 /// Computes a scalar multiply-subtract of the double-precision values in 217 /// Computes a negated multiply-add of 128-bit vectors of [4 x float]. 237 /// Computes a negated multiply-add of 128-bit vectors of [2 x double]. [all …]
|
/llvm-project/llvm/test/CodeGen/SystemZ/ |
H A D | vec-mul-02.ll | 1 ; Test vector multiply-and-add. 7 ; Test a v16i8 multiply-and-add. 18 ; Test a v8i16 multiply-and-add. 29 ; Test a v4i32 multiply-and-add. 40 ; Test a v2f64 multiply-and-add. 52 ; Test a v2f64 multiply-and-subtract.
|
H A D | vec-mul-05.ll | 1 ; Test vector negative multiply-and-add on z14. 8 ; Test a v2f64 negative multiply-and-add. 21 ; Test a v2f64 negative multiply-and-subtract. 35 ; Test a v4f32 negative multiply-and-add. 48 ; Test a v4f32 negative multiply-and-subtract.
|
H A D | vec-strict-mul-05.ll | 1 ; Test vector negative multiply-and-add on z14. 8 ; Test a v2f64 negative multiply-and-add. 24 ; Test a v2f64 negative multiply-and-subtract. 41 ; Test a v4f32 negative multiply-and-add. 57 ; Test a v4f32 negative multiply-and-subtract.
|
/llvm-project/lldb/test/API/commands/expression/anonymous-struct/ |
H A D | main.cpp | 6 double multiply(my_untagged_struct *s) { return s->f * s->i; } in multiply() function 8 double multiply(my_untagged_struct *s, int x) { return multiply(s) * x; } in multiply() function 16 return multiply(&s, argc) > 0; in main()
|
/llvm-project/clang/test/SemaCXX/ |
H A D | warn-memset-bad-sizeof.cpp | 39 …{{did you mean to remove the addressof in the argument to 'sizeof' (and multiply it by the number … in f() 41 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f() 43 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f() 52 …{{did you mean to remove the addressof in the argument to 'sizeof' (and multiply it by the number … in f() 54 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f() 56 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f() 65 …{{did you mean to remove the addressof in the argument to 'sizeof' (and multiply it by the number … in f() 67 …{{did you mean to remove the addressof in the argument to 'sizeof' (and multiply it by the number … in f() 70 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f() 72 …xpected-note{{did you mean to dereference the argument to 'sizeof' (and multiply it by the number … in f()
|
/llvm-project/clang/test/CodeGen/ |
H A D | fp-matrix-pragma.c | 8 // CHECK: call contract <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32 in fp_matrix_contract() 23 // CHECK: call reassoc contract <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32 in fp_matrix_ops() 31 // CHECK: call reassoc contract <4 x float> @llvm.matrix.multiply.v4f32.v4f32.v4f32 in fp_matrix_compound_ops() 47 // CHECK: call <4 x i32> @llvm.matrix.multiply.v4i32.v4i32.v4i32 in int_matrix_ops()
|
/llvm-project/llvm/test/MC/AArch64/ |
H A D | neon-scalar-mul.s | 6 // Scalar Integer Saturating Doubling Multiply Half High 16 // Scalar Integer Saturating Rounding Doubling Multiply Half High 26 // Floating-point Multiply Extended 38 // Signed Saturating Doubling Multiply-Add Long 48 // Signed Saturating Doubling Multiply-Subtract Long 58 // Signed Saturating Doubling Multiply Long
|
/llvm-project/clang/test/Driver/ |
H A D | print-supported-extensions-aarch64.c | 20 // CHECK-NEXT: f32mm FEAT_F32MM Enable Matrix Multiply FP32 Extension 21 // CHECK-NEXT: f64mm FEAT_F64MM Enable Matrix Multiply FP64 Extension 31 // CHECK-NEXT: fp8fma FEAT_FP8FMA Enable Armv9.5-A FP8 multiply-add instructions 36 // CHECK-NEXT: i8mm FEAT_I8MM Enable Matrix Multiply Int8 Extension 60 // CHECK-NEXT: rdm FEAT_RDM Enable Armv8.1-A Rounding Double Multiply Add/Subtract instructions 86 // CHECK-NEXT: ssve-fp8fma FEAT_SSVE_FP8FMA Enable SVE2 FP8 multiply-add instructions 88 // CHECK-NEXT: sve-aes FEAT_SVE_AES, FEAT_SVE_PMULL128 Enable SVE AES and quadword SVE polynomial multiply instructions 89 // CHECK-NEXT: sve-aes2 FEAT_SVE_AES2 Enable Armv9.6-A SVE multi-vector AES and multi-vector quadword polynomial multiply instructions 93 // CHECK-NEXT: sve-f16f32mm FEAT_SVE_F16F32MM Enable Armv9.6-A FP16 to FP32 Matrix Multiply
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64Schedule.td | 36 def WriteIM32 : SchedWrite; // 32-bit Multiply 37 def WriteIM64 : SchedWrite; // 64-bit Multiply 38 def ReadIM : SchedRead; // 32/64-bit Multiply 39 def ReadIMA : SchedRead; // 32/64-bit Multiply Accumulate 77 def WriteFMul : SchedWrite; // Floating-point multiply.
|
/llvm-project/mlir/include/mlir/Dialect/ArmNeon/ |
H A D | ArmNeon.td | 84 Signed Multiply Long (vector). This instruction multiplies corresponding 137 let summary = "Matrix-matrix multiply and accumulate op"; 139 SMMLA: Signed integer matrix multiply-accumulate. 141 Signed 8-bit integer matrix multiply-accumulate. This instruction multiplies 167 let summary = "Unsinged matrix-matrix multiply and accumulate op"; 169 UMMLA: Signed integer matrix multiply-accumulate. 171 Unsigned 8-bit integer matrix multiply-accumulate. This instruction 198 let summary = "Unsignged and signed matrix-matrix multiply and accumulate op"; 200 USMMLA: Signed integer matrix multiply-accumulate. 202 Unsigned and signed 8-bit integer matrix multiply [all...] |