Home
last modified time | relevance | path

Searched +full:low +full:- +full:latency (Results 1 – 25 of 271) sorted by relevance

1234567891011

/freebsd-src/sys/contrib/dev/iwlwifi/mvm/
H A Dquota.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018, 2021-2022 Intel Corporation
4 * Copyright (C) 2013-2014 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
8 #include "fw-api.h"
33 if (vif == data->disabled_vif) in iwl_mvm_quota_iterator()
36 if (!mvmvif->deflink.phy_ctxt) in iwl_mvm_quota_iterator()
40 id = mvmvif->deflink.phy_ctxt->id; in iwl_mvm_quota_iterator()
48 switch (vif->type) { in iwl_mvm_quota_iterator()
50 if (vif->cfg.assoc) in iwl_mvm_quota_iterator()
[all …]
H A Dmvm.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
26 #include "iwl-o
[all...]
H A Dcoex.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2013-2014, 2018-2020, 2022-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
11 #include "iwl-modparam
[all...]
H A Dutils.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2014 Intel Mobile Communications GmbH
5 * Copyright (C) 2015-2017 Intel Deutschland GmbH
12 #include "iwl-debu
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/arm/msm/
H A Dqcom,idle-state.txt3 ARM provides idle-state node to define the cpuidle states, as defined in [1].
4 cpuidle-qcom is the cpuidle driver for Qualcomm SoCs and uses these idle
5 states. Idle states have different enter/exit latency and residency values.
6 The idle states supported by the QCOM SoC are defined as -
26 Retention: Retention is a low power state where the core is clock gated and
31 state. Retention may have a slightly higher latency than Standby.
44 code in the EL for the SoC. On SoCs with write-back L1 cache, the cache has to
50 be flushed, system bus, clocks - lowered, and SoC main XO clock gated and
51 voltages reduced, provided all cpus enter this state. Since the span of low
52 power modes possible at this state is vast, the exit latency and the residency
[all …]
/freebsd-src/lib/libpmc/
H A Dpmc.corei7uc.344 .Bl -tag -width "Li PMC_CLASS_UCP"
46 Fixed-function counters that count only one hardware event per counter.
58 .%B "Intel(R) 64 and IA-32 Architectures Software Developes Manual"
60 .%N "Order Number: 253669-033US"
69 .Bl -column "PMC_CAP_INTERRUPT" "Support"
86 .Bl -tag -width indent
92 Configure the PMC to count the number of de-asserted to asserted
107 .Bl -tag -width indent
132 by the count to obtain the average read tracker latency.
138 to obtain the average cache line read L3 miss latency.
[all …]
H A Dpmc.westmereuc.344 .Bl -tag -width "Li PMC_CLASS_UCP"
46 Fixed-function counters that count only one hardware event per counter.
58 .%B "Intel(R) 64 and IA-32 Architectures Software Developes Manual"
60 .%N "Order Number: 253669-033US"
67 Not all CPUs in this family implement fixed-function counters.
70 .Bl -column "PMC_CAP_INTERRUPT" "Support"
87 .Bl -tag -width indent
93 Configure the PMC to count the number of de-asserted to asserted
108 .Bl -tag -width indent
134 count to obtain the average read tracker latency.
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dst,stm32-fmc2-ebi-props.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/st,stm32-fmc2-ebi-props.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Christophe Kerello <christophe.kerello@foss.st.com>
11 - Marek Vasut <marex@denx.de>
14 st,fmc2-ebi-cs-transaction-type:
33 st,fmc2-ebi-cs-cclk-enable:
40 st,fmc2-ebi-cs-mux-enable:
46 st,fmc2-ebi-cs-buswidth:
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIMachineScheduler.cpp1 //===-- SIMachineScheduler.cpp - SI Scheduler Interface -------
[all...]
/freebsd-src/sys/dev/bhnd/
H A Dbhnd_types.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2015-2016 Landon Fuller <landon@landonf.org>
118 * Idle Low-Power (ILP).
120 * No register access is required, or long request latency is
126 * Active Low-Power (ALP).
128 * Low-latency register access and low-rate DMA.
135 * High bus throughput and lowest-latency register access.
160 /** Clock is provided by a low power oscillator. */
176 * @note While the interconnect may support 64-bit addressing, not
H A Dbhndreg.h1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2015-2016 Landon Fuller <landon@landonf.org>
10 * sbchipc.h distributed with the Asus RT-N16 firmware source code release.
46 * Common per-core clock control/status register available on PMU-equipped
50 * High Throughput (HT) Full bandwidth, low latency. Generally supplied
52 * Active Low Power (ALP) Register access, low speed DMA.
53 * Idle Low Power (ILP) No interconnect activity, or if long latency
70 #define BHND_CCS_ERSRC_MAX 2 /**< maximum ERSRC value (corresponding to bits 0-2) */
/freebsd-src/sys/contrib/device-tree/Bindings/cpu/
H A Didle-states.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/cpu/idle-state
[all...]
/freebsd-src/sys/dev/iicbus/
H A Diicbb.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
31 * Generic I2C bit-banging code
42 * (c) 1998 Gerd Knorr <kraxel@cs.tu-berlin.de>
77 u_int io_latency; /* approximate pin toggling latency */
136 device_set_desc(dev, "I2C bit-banging driver"); in iicbb_probe()
146 sc->iicbu in iicbb_attach()
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMSchedule.td1 //===-- ARMSchedule.td - ARM Scheduling Definitions --------*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
8 //===----------------------------------------------------------------------===//
9 // Instruction scheduling annotations for in-order and out-of-order CPUs.
11 // Here we define the subtarget independent read/write per-operand resources.
17 // Rd <- ADD Rn, Rm, <shift> Rs
18 // Uops | Latency from register | Uops - resource requirements - latency
19 // 2 | Rn: 1 Rm: 4 Rs: 4 | uop T0, Rm, Rs - P01 - 3
20 // | | uopc Rd, Rn, T0 - P01 - 1
[all …]
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSchedulerRegistry.h1 //===- llvm/CodeGen/SchedulerRegistry.h -------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
22 //===----------------------------------------------------------------------===//
24 /// RegisterScheduler class - Track the registration of instruction schedulers.
26 //===----------------------------------------------------------------------===//
61 /// createBURRListDAGScheduler - This creates a bottom up register usage
66 /// createSourceListDAGScheduler - This creates a bottom up list scheduler that
71 /// createHybridListDAGScheduler - This creates a bottom up register pressure
[all …]
/freebsd-src/share/man/man4/
H A Dpcm.42 .\" Copyright (c) 2009-2011 Joel Dahl <joel@FreeBSD.org>
39 .Bd -ragged -offset indent
60 driver are: multichannel audio, per-application
62 duplex operation, bit perfect audio, rate conversion and low latency
74 .Bl -bullet -compact
118 .Xr snd_uaudio 4 (auto-loaded on device plug)
145 .Bl -tag -width ".Va snd_driver_load" -offset indent
177 re-routing of channels.
198 Commonly used for ear-candy or frequency compensation due to the vast
232 .Bl -tag -width indent
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/iio/accel/
H A Dlis302.txt8 - compatible: should be set to "st,lis3lv02d-spi"
9 - reg: the chipselect index
10 - spi-max-frequency: maximal bus speed, should be set to 1000000 unless
12 - interrupts: the interrupt generated by the device
15 - compatible: should be set to "st,lis3lv02d"
16 - reg: i2c slave address
17 - Vd
[all...]
/freebsd-src/sys/dev/sfxge/common/
H A Def10_tlv_layout.h1 /*-
2 * Copyright (c) 2012-2016 Solarflare Communications Inc.
48 * systems which are little-endian and do not do strange things with structure
49 * padding. (Big-endian host systems will require some byte-swapping.)
51 * -----
53 * Please refer to SF-108797-SW for a general overview of the TLV partition
56 * -----
62 * - L is a location, indicating where this tag is expected to be found:
69 * - TTT is a type, which is just a unique value. The same type value
73 * - NNNN is an index of some form. Some item types are per-port, some
[all …]
/freebsd-src/sys/contrib/dev/iwlwifi/fw/api/
H A Dmac-cfg.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2019, 2021-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-201
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/arm/
H A Didle-states.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/arm/idle-states.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
14 1 - Introduction
18 where cores can be put in different low-power states (ranging from simple wfi
20 range of dynamic idle states that a processor can enter at run-time, can be
27 - Running
28 - Idle_standby
[all …]
/freebsd-src/share/man/man9/
H A Dbhnd.91 .\" Copyright (c) 2015-2016 Landon Fuller <landonf@FreeBSD.org>
392 .Bd -literal
398 .Bd -literal
406 .Bd -literal
414 .Bd -literal
417 .Bd -literal
427 .Bd -literal
435 .Bd -literal
442 .Bd -literal
512 .Bd -literal
[all …]
/freebsd-src/contrib/llvm-project/llvm/tools/llvm-xray/
H A Dxray-account.h1 //===- xray-account.h - XRay Function Call Accounting ---------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
18 #include "func-id-helper.h"
39 using Depth = Bitfield::Element<int32_t, 0, 31>; // Low 31 bits.
43 RecursionStatus &operator--();
61 void recordLatency(int32_t FuncId, uint64_t Latency) { in recordLatency() argument
62 FunctionLatencies[FuncId].push_back(Latency); in recordLatency()
86 /// - An exit record does not match any entry records for the same function.
[all …]
/freebsd-src/share/doc/psd/02.implement/
H A Dimplement4 .\" Copyright (C) Caldera International Inc. 2001-2002. All rights reserved.
40 .EH 'PSD:2-%''UNIX Implementation'
41 .OH 'UNIX Implementation''PSD:2-%'
55 \&\\$3\s-1\\$1\\s0\&\\$2
69 .AU "MH 2C-523" 2394
75 This paper describes in high-level terms the
120 but have that way be the least-common divisor
125 It is a soap-box platform on
159 from a read-only text segment,
165 from shared-text segments.
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/memory-controllers/ddr/
H A Djedec,lpddr3.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/ddr/jedec,lpddr3.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: LPDDR3 SDRAM compliant to JEDEC JESD209-3
10 - Krzysztof Kozlowski <krzk@kernel.org>
13 - $ref: jedec,lpddr-props.yaml#
18 - items:
19 - enum:
20 - samsung,K3QF2F20DB
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/soc/fsl/
H A Dbman-portals.txt3 Copyright (C) 2008 - 2014 Freescale Semiconductor Inc.
7 - BMan Portal
8 - Example
12 Portals are memory mapped interfaces to BMan that allow low-latency, lock-less
18 - compatible
21 Definition: Must include "fsl,bman-portal-<hardware revision>"
22 May include "fsl,<SoC>-bman-portal" or "fsl,bman-portal"
24 - reg
26 Value type: <prop-encoded-array>
27 Definition: Two regions. The first is the cache-enabled region of
[all …]

1234567891011