/freebsd-src/sys/contrib/device-tree/Bindings/leds/ |
H A D | pca963x.txt | 4 - compatible : should be : "nxp,pca9632", "nxp,pca9633", "nxp,pca9634" or "nxp,pca9635" 7 - nxp,totem-pole : use totem pole (push-pull) instead of open-drain (pca9632 defaults 8 to open-drain, newer chips to totem pole) 9 - nxp,hw-blink : use hardware blinking instead of software blinking 10 - nxp,period-scale : In some configurations, the chip blinks faster than expected. 13 - nxp,inverted-out: invert the polarity of the generated PWM 15 Each led is represented as a sub-node of the nxp,pca963x device. 17 LED sub-node properties: 18 - label : (optional) see Documentation/devicetree/bindings/leds/common.txt 19 - reg : number of LED line (could be from 0 to 3 in pca9632 or pca9633, [all …]
|
H A D | leds-aw2013.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/leds/leds-aw2013.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: AWINIC AW2013 3-channel LED Driver 10 - Nikita Travkin <nikitos.tr@gmail.com> 13 The AW2013 is a 3-channel LED driver with I2C interface. It can control 14 LED brightness with PWM output. 25 description: Open-drain, low active interrupt pin "INTN". 26 Used to report completion of operations (power up, LED breath effects). [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/net/dsa/ |
H A D | qca8k.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - John Crispin <john@phrozen.org> 13 If the QCA8K switch is connect to an SoC's external mdio-bus, each subnode 16 ID. To declare the internal mdio-bus configuration, declare an MDIO node in 18 PHY it is connected to. In this config, an internal mdio-bus is registered and 20 mdio-bus configurations are not supported by the hardware. 27 - enum: 28 - qca,qca8327 [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/pwm/ |
H A D | nxp,pca9685-pwm.txt | 1 NXP PCA9685 16-channel 12-bit PWM LED controller 5 - compatible: "nxp,pca9685-pwm" 6 - #pwm-cells: Should be 2. See pwm.yaml in this directory for a description of 12 - invert (bool): boolean to enable inverted logic 13 - open-drain (bool): boolean to configure outputs with open-drain structure; 14 if omitted use totem-pole structure 22 compatible = "nxp,pca9685-pwm"; 23 #pwm-cells = <2>; 26 open-drain;
|
/freebsd-src/sys/contrib/device-tree/src/arm/microchip/ |
H A D | at91-kizbox3-hs.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * at91-kizbox3-hs.dts - Device Tree file for Overkiz KIZBOX3-HS board 11 /dts-v1/; 12 #include "at91-kizbox3_common.dtsi" 15 model = "Overkiz KIZBOX3-HS"; 16 compatible = "overkiz,kizbox3-hs", "atmel,sama5d2", "atmel,sama5"; 18 led-controller-1 { 21 led-1 { 25 led-2 { 29 led-3 { [all …]
|
H A D | at91-foxg20.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91-foxg20.dts - Device Tree file for Acme Systems FoxG20 board 9 /dts-v1/; 26 clock-frequency = <32768>; 30 clock-frequency = <18432000>; 38 compatible = "atmel,tcb-timer"; 43 compatible = "atmel,tcb-timer"; 49 atmel,vbus-gpio = <&pioC 6 GPIO_ACTIVE_HIGH>; 54 pinctrl-0 = < 58 pinctrl-names = "default"; [all …]
|
H A D | at91sam9x5cm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9x5cm.dtsi - Device Tree Include file for AT91SAM9x5 CPU Module 16 clock-frequency = <32768>; 20 clock-frequency = <12000000>; 28 compatible = "atmel,tcb-timer"; 33 compatible = "atmel,tcb-time [all...] |
H A D | at91-kizbox3_common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * at91-kizbox3.dts - Device Tree Include file for Overkiz Kizbox 3 12 /dts-v1/; 14 #include "sama5d2-pinfunc.h" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/mfd/atmel-flexcom.h> 17 #include <dt-bindings/pinctrl/at91.h> 18 #include <dt-bindings/pwm/pwm.h> 36 stdout-path = "serial1:115200n8"; 41 clock-frequency = <32768>; [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | pinctrl-palmas.txt | 4 the configuration for Pull UP/DOWN, open drain etc. 7 - compatible: It must be one of following: 8 - "ti,palmas-pinctrl" for Palma series of the pincontrol. 9 - "ti,tps65913-pinctrl" for Palma series device TPS65913. 10 - "ti,tps80036-pinctrl" for Palma series device TPS80036. 12 Please refer to pinctrl-bindings.txt in this directory for details of the 19 those pin(s), and various pin configuration parameters, such as pull-up, 20 open drain. 32 - ti,palmas-enable-dvfs1: Enable DVFS1. Configure pins for DVFS1 mode. 35 - ti,palmas-enable-dvfs2: Enable DVFS2. Configure pins for DVFS2 mode. [all …]
|
H A D | nvidia,tegra234-pinmux-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra234-pinmu [all...] |
H A D | lantiq,pinctrl-falcon.txt | 4 - compatible: "lantiq,pinctrl-falcon" 5 - reg: Should contain the physical address and length of the gpio/pinmux 8 Please refer to pinctrl-bindings.txt in this directory for details of the 16 pull-up and open-drain 31 Required subnode-properties: 32 - lantiq,groups : An array of strings. Each string contains the name of a group. 34 - lantiq,function: A string containing the name of the function to mux to the 44 rst, ntr, mdio, led, asc, spi, i2c, jtag, slic, pcm 49 Required subnode-properties: 50 - lantiq,pins : An array of strings. Each string contains the name of a pin. [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/mfd/ |
H A D | rohm,bd71828-pmic.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mfd/rohm,bd71828-pmi [all...] |
H A D | rohm,bd71815-pmic.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mfd/rohm,bd71815-pmi [all...] |
/freebsd-src/sys/contrib/device-tree/Bindings/input/ |
H A D | microchip,cap11xx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 The Microchip CAP1xxx Family of RightTouchTM multiple-channel capacitive 11 touch controllers and LED drivers. The device communication via I2C only. 14 - Rob Herring <robh@kernel.org> 19 - microchip,cap1106 20 - microchip,cap1126 21 - microchip,cap1188 22 - microchip,cap1203 [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/nvidia/ |
H A D | tegra210-smaug.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 12 compatible = "google,smaug-rev8", "google,smaug-rev [all...] |
H A D | tegra132-norrin.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 18 stdout-path = "serial0:115200n8"; 30 vdd-supply = <&vdd_3v3_hdmi>; 31 pll-supply = <&vdd_hdmi_pll>; 32 hdmi-supply = <&vdd_5v0_hdmi>; 34 nvidia,ddc-i2 [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm64/amlogic/ |
H A D | meson-libretech-cottonwood.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/clock/g12a-clkc.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/gpio/meson-g12 [all...] |
/freebsd-src/sys/contrib/device-tree/Bindings/gpio/ |
H A D | gpio.txt | 5 ----------------- 7 GPIO properties should be named "[<name>-]gpios", with <name> being the purpose 8 of this GPIO for the device. While a non-existent <name> is considered valid 10 for new bindings. Also, GPIO properties named "[<name>-]gpio" are valid and old 24 and bit-banged data signals: 27 gpio-controller; 28 #gpio-cells = <2>; 32 data-gpios = <&gpio1 12 0>, 39 such as if the consumer desire the line to be active low (inverted) or open 40 drain. This is the recommended practice. [all …]
|
/freebsd-src/sys/contrib/device-tree/src/powerpc/ |
H A D | wii.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Copyright (C) 2008-2009 The GameCube Linux Team 10 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 15 * This is commented-out for now. 25 #address-cells = <1>; 26 #size-cells = <1>; 29 bootargs = "root=/dev/mmcblk0p2 rootwait udbg-immortal"; 34 reg = <0x00000000 0x01800000 /* MEM1 24MB 1T-SRAM */ [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm/nvidia/ |
H A D | tegra124-venice2.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 18 stdout-path = "serial0:115200n8"; 29 vdd-supply = <&vdd_3v3_hdmi>; 30 pll-supply = <&vdd_hdmi_pll>; 31 hdmi-supply = <&vdd_5v0_hdmi>; 33 nvidia,ddc-i2 [all...] |
H A D | tegra124-nyan.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/thermal/thermal.h> 14 stdout-path = "serial0:115200n8"; 20 * missing a unit-address. However, the bootloader on these Chromebook 22 * Adding the unit-address causes the bootloader to create a /memory 34 /delete-node/ memory@80000000; 40 vdd-suppl [all...] |
H A D | tegra30-ouya.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/thermal/thermal.h> 9 #include "tegra30-cpu-opp.dtsi" 10 #include "tegra30-cpu-opp-microvolt.dtsi" 26 stdout-path = "serial0:115200n8"; 30 trusted-foundations { 31 compatible = "tlm,trusted-foundations"; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx53-qsb-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 10 stdout-path = &uart1; 19 backlight_parallel: backlight-parallel { 20 compatible = "pwm-backlight"; 22 brightness-levels = <0 4 8 16 32 64 128 255>; 23 default-brightness-level = <7>; 27 compatible = "fsl,imx-paralle [all...] |
/freebsd-src/share/dict/ |
H A D | web2a | 12 A-b-c book 13 A-b-c method 14 abdomino-uterotomy 15 Abdul-baha 16 a-be 20 able-bodied 21 able-bodiedness 22 able-minded 23 able-mindedness 27 Abor-miri [all …]
|
/freebsd-src/sys/dev/bxe/ |
H A D | bxe_elink.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 4 * Copyright (c) 2007-2017 QLogic Corporation. All rights reserved. 508 /* When this pin is active high during reset, 10GBASE-T core is power 509 * down, When it is active low the 10GBASE-T is power up 774 #define I2C_WA_PWR_ITER (I2C_WA_RETRY_CNT - 1) 778 /* LED Blink rate that will achieve ~15.9Hz */ 936 (_phy)->def_md_devad, \ 942 (_phy)->def_md_devad, \ 970 * elink_check_lfa - This function checks if link reinitialization is required, [all …]
|