/freebsd-src/share/man/man4/ |
H A D | msk.4 | 30 .Nd Marvell/SysKonnect Yukon II Gigabit Ethernet adapter driver 35 .Bd -ragged -offset indent 43 .Bd -literal -offset indent 50 Marvell/SysKonnect Yukon II Gigabit Ethernet controller chip. 56 features and an interrupt moderation mechanism as well as a 64-bit 71 .Bl -tag -width ".Cm 10baseT/UTP" 83 .Cm full-duplex 85 .Cm half-duplex 88 Set 100Mbps (Fast Ethernet) operation. 93 .Cm full-duplex [all …]
|
H A D | miibus.4 | 30 or have built-in transceivers that can be programmed using an MII 45 .Bl -tag -compact -width ".Xr fxp 4" 47 Attansic/Atheros L2 Fast Ethernet 49 Attansic/Atheros L1 Gigabit Ethernet 51 Atheros AR8131/AR8132 PCIe Ethernet 53 Atheros AR8121/AR8113/AR8114 PCIe Ethernet 55 ADMtek USB Ethernet 57 ASIX Electronics AX88172 USB Ethernet 59 ASIX Electronics AX88178A/AX88179 USB Ethernet 61 Broadcom NetXtreme II Gigabit Ethernet [all …]
|
/freebsd-src/sys/dev/ice/ |
H A D | ice_drv_info.h | 1 /* SPDX-License-Identifier: BSD-3-Clause */ 65 const char ice_driver_version[] = "1.43.2-k"; 72 PVID(vendor, devid, name " - 1.43.2-k") 74 PVID_OEM(vendor, devid, svid, sdevid, revid, name " - 1.43.2-k") 84 * @remark Each type of device ID needs to be listed from most-specifi [all...] |
H A D | ice_devids.h | 1 /* SPDX-License-Identifier: BSD-3-Clause */ 37 /* Intel(R) Ethernet Connection E823-L for backplane */ 39 /* Intel(R) Ethernet Connection E823-L for SFP */ 41 /* Intel(R) Ethernet Connection E823- [all...] |
/freebsd-src/sys/contrib/device-tree/Bindings/net/ |
H A D | microchip,lan95xx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip SMSC9500/LAN9530/LAN9730 USB Ethernet Controllers 10 - Oleksij Rempel <o.rempel@pengutronix.de> 13 Device tree properties for hard wired SMSC95xx compatible USB Ethernet 17 - $ref: ethernet-controller.yaml# 22 - enum: 23 - usb424,9500 # SMSC9500 USB Ethernet Device 24 - usb424,9505 # SMSC9505 USB Ethernet Device [all …]
|
H A D | marvell,aquantia.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Aquantia Ethernet PHY 10 - Christian Marangi <ansuelsmth@gmail.com> 13 Marvell Aquantia Ethernet PHY require a firmware to be loaded to actually 17 - Attached SPI flash directly to the PHY with the firmware. The PHY 19 - Read from a dedicated partition on system NAND declared in an 21 - Manually provided firmware loaded from a file in the filesystem. 24 - $ref: ethernet-phy.yaml# [all …]
|
H A D | ethernet-switch.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/ethernet-switch.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Generic Ethernet Switch 10 - Andrew Lunn <andrew@lunn.ch> 11 - Florian Fainelli <f.fainelli@gmail.com> 12 - Vladimir Oltean <olteanv@gmail.com> 15 Ethernet switches are multi-port Ethernet controllers. Each port has 16 its own number and is represented as its own Ethernet controller. [all …]
|
H A D | cortina,gemini-ethernet.txt | 1 Cortina Systems Gemini Ethernet Controller 4 This ethernet controller is found in the Gemini SoC family: 9 - compatible: must be "cortina,gemini-ethernet" 10 - reg: must contain the global registers and the V-bit and A-bit 12 - syscon: a phandle to the system controller 13 - #address-cells: must be specified, must be <1> 14 - #size-cells: must be specified, must be <1> 15 - ranges: should be state like this giving a 1:1 address translation 18 The subnodes represents the two ethernet ports in this device. 23 - port0: contains the resources for ethernet port 0 [all …]
|
H A D | ethernet-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Ethernet PH [all...] |
H A D | cortina,gemini-ethernet.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/cortina,gemini-ethernet.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Cortina Systems Gemini Ethernet Controller 10 - Linus Walleij <linus.walleij@linaro.org> 13 This ethernet controller is found in the Gemini SoC family: 19 const: cortina,gemini-ethernet 23 description: must contain the global registers and the V-bit and A-bit 26 "#address-cells": [all …]
|
H A D | hisilicon-hip04-net.txt | 1 Hisilicon hip04 Ethernet Controller 3 * Ethernet controller node 6 - compatible: should be "hisilicon,hip04-mac". 7 - reg: address and length of the register set for the device. 8 - interrupts: interrupt for the device. 9 - port-handle: <phandle port channel> 14 - phy-mod [all...] |
/freebsd-src/sys/contrib/device-tree/Bindings/net/dsa/ |
H A D | marvell,mv88e6xxx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andrew Lunn <andrew@lunn.ch> 22 - enum: 23 - marvell,mv88e6085 24 - marvell,mv88e6190 25 - marvell,mv88e6250 43 - items: 44 - const: marvell,turris-mox-mv88e6085 [all …]
|
/freebsd-src/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | t4240qds.dts | 4 * Copyright 2012 - 2015 Freescale Semiconductor Inc. 35 /include/ "t4240si-pre.dtsi" 40 #address-cells = <2>; 41 #size-cells = <2>; 42 interrupt-parent = <&mpic>; 89 #address-cells = <1>; 90 #size-cells = <1>; 91 compatible = "cfi-flash"; 94 bank-width = <2>; 95 device-width = <1>; [all …]
|
H A D | t2081qds.dts | 4 * Copyright 2013 - 2015 Freescale Semiconductor Inc. 35 /include/ "t208xsi-pre.dtsi" 41 #address-cells = <2>; 42 #size-cells = <2>; 43 interrupt-parent = <&mpic>; 57 ethernet@e0000 { 58 phy-handle = <&phy_sgmii_s7_1c>; 59 phy-connection-type = "sgmii"; 62 ethernet@e2000 { 63 phy-handle = <&phy_sgmii_s7_1d>; [all …]
|
H A D | t2080qds.dts | 4 * Copyright 2013 - 2015 Freescale Semiconductor Inc. 35 /include/ "t208xsi-pre.dtsi" 41 #address-cells = <2>; 42 #size-cells = <2>; 43 interrupt-parent = <&mpic>; 65 ethernet@e0000 { 66 phy-handle = <&phy_sgmii_s3_1e>; 67 phy-connection-type = "xgmii"; 70 ethernet@e2000 { 71 phy-handle = <&phy_sgmii_s3_1f>; [all …]
|
H A D | t4240rdb.dts | 4 * Copyright 2014 - 2015 Freescale Semiconductor Inc. 35 /include/ "t4240si-pre.dtsi" 40 #address-cells = <2>; 41 #size-cells = <2>; 42 interrupt-parent = <&mpic>; 62 #address-cells = <1>; 63 #size-cells = <1>; 64 compatible = "cfi-flash"; 67 bank-width = <2>; 68 device-width = <1>; [all …]
|
/freebsd-src/contrib/ofed/libirdma/ |
H A D | ice_devids.h | 1 /*- 2 * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB 4 * Copyright (c) 2019 - 2020 Intel Corporation 16 * - Redistributions of source code must retain the above 20 * - Redistributions in binary form must reproduce the above 41 /* Intel(R) Ethernet Connection E823-L for backplane */ 43 /* Intel(R) Ethernet Connection E823-L for SFP */ 45 /* Intel(R) Ethernet Connection E823-L/X557-AT 10GBASE-T */ 47 /* Intel(R) Ethernet Connection E823-L 1GbE */ 49 /* Intel(R) Ethernet Connection E823-L for QSFP */ [all …]
|
/freebsd-src/sys/dev/irdma/ |
H A D | ice_devids.h | 1 /*- 2 * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB 4 * Copyright (c) 2019 - 2020 Intel Corporation 16 * - Redistributions of source code must retain the above 20 * - Redistributions in binary form must reproduce the above 41 /* Intel(R) Ethernet Connection E823-L for backplane */ 43 /* Intel(R) Ethernet Connection E823-L for SFP */ 45 /* Intel(R) Ethernet Connection E823-L/X557-AT 10GBASE-T */ 47 /* Intel(R) Ethernet Connection E823-L 1GbE */ 49 /* Intel(R) Ethernet Connection E823-L for QSFP */ [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm/marvell/ |
H A D | armada-385-clearfog-gtr-l8.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 #include "armada-385-clearfog-gtr.dtsi" 7 compatible = "solidrun,clearfog-gtr-l8", "marvell,armada385", 11 sfp1: sfp-1 { 13 pinctrl- [all...] |
H A D | armada-381-netgear-gs110emx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 4 /dts-v1/; 5 #include "armada-385.dtsi" 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 14 /* So that mvebu u-boot can update the MAC addresses */ 19 stdout-path = "serial0:115200n8"; 22 gpio-keys { 23 compatible = "gpio-keys"; 24 pinctrl-0 = <&front_button_pins>; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | tqmls104xa-mbls10xxa-fman.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright (c) 2019,2023 TQ-Systems GmbH <linux@ew.tq-group.com>, 4 * D-82229 Seefeld, Germany. 10 #include <dt-bindings/net/ti-dp83867.h> 21 phy-handle = <&rgmii_phy1>; 22 phy-connection-type = "rgmii"; 23 phy-mode = "rgmii-id"; 28 phy-handle = <&rgmii_phy2>; 29 phy-connection-type = "rgmii"; 30 phy-mode = "rgmii-id"; [all …]
|
H A D | fsl-ls2088a-rdb.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 12 /dts-v1/; 14 #include "fsl-ls2088a.dtsi" 15 #include "fsl-ls208xa-rdb.dtsi" 19 compatible = "fsl,ls2088a-rdb", "fsl,ls2088a"; 22 stdout-path = "serial1:115200n8"; 27 phy-handle = <&mdio1_phy1>; 28 phy-connection-type = "10gbase-r"; 32 phy-handle = <&mdio1_phy2>; 33 phy-connection-type = "10gbase-r"; [all …]
|
H A D | tqmls1088a-mbls10xxa-mc.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright (c) 2018-2023 TQ-Systems GmbH <linux@ew.tq-group.com>, 4 * D-82229 Seefeld, Germany. 10 #include <dt-bindings/net/ti-dp83867.h> 15 i2c-bus = <&sfp1_i2c>; 16 mod-def0-gpios = <&gpioexp2 2 GPIO_ACTIVE_LOW>; 17 los-gpios = <&gpioexp2 3 GPIO_ACTIVE_HIGH>; 18 tx-fault-gpios = <&gpioexp2 0 GPIO_ACTIVE_HIGH>; 19 tx-disable-gpios = <&gpioexp2 1 GPIO_ACTIVE_HIGH>; 24 i2c-bus = <&sfp2_i2c>; [all …]
|
H A D | fsl-lx2160a-bluebox3.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 // Copyright 2020-2021 NXP 7 /dts-v1/; 9 #include "fsl-lx2160a.dtsi" 13 compatible = "fsl,lx2160a-bluebox3", "fsl,lx2160a"; 23 stdout-path = "serial0:115200n8"; 26 sb_3v3: regulator-sb3v3 { 27 compatible = "regulator-fixed"; 28 regulator-name = "MC34717-3.3VSB"; 29 regulator-min-microvolt = <3300000>; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/microchip/ |
H A D | sparx5_pcb135_board.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 10 gpio-restart { 11 compatible = "gpio-restart"; 16 i2c0_imux: i2c-mux { 17 compatible = "i2c-mux-pinctrl"; 18 #address-cell [all...] |