Searched +full:devfreq +full:- +full:events (Results 1 – 18 of 18) sorted by relevance
/freebsd-src/sys/contrib/device-tree/Bindings/devfreq/event/ |
H A D | samsung,exynos-ppmu.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/devfreq/event/samsung,exynos-ppmu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chanwoo Choi <cw00.choi@samsung.com> 11 - Krzysztof Kozlowski <krzk@kernel.org> 16 PPMU events provide information of the SoC's behaviors so that you may use to 19 Exynos PPMU driver uses the devfreq-event class to provide event data to 20 various devfreq devices. The devfreq devices would use the event data when 26 - samsung,exynos-ppmu [all …]
|
H A D | exynos-ppmu.txt | 6 PPMU events provide information of the SoC's behaviors so that you may 9 The Exynos PPMU driver uses the devfreq-event class to provide event data 10 to various devfreq devices. The devfreq devices would use the event data when 14 - compatible: Should be "samsung,exynos-ppmu" or "samsung,exynos-ppmu-v2. 15 - reg: physical base address of each PPMU and length of memory mapped region. 18 - clock-names : the name of clock used by the PPMU, "ppmu" 19 - clocks : phandles for clock specified in "clock-names" property 21 Required properties for 'events' child node of PPMU device: 22 - event-name : the unique event name among PPMU device 23 Optional properties for 'events' child node of PPMU device: [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/interconnect/ |
H A D | samsung,exynos-bus.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/interconnect/samsung,exynos-bus.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chanwoo Choi <cw00.choi@samsung.com> 11 - Krzysztof Kozlowski <krzk@kernel.org> 15 sub-blocks in SoC. Most Exynos SoCs share the common architecture for buses. 20 sub-blocks. 22 The Exynos SoC includes the various sub-blocks which have the each AXI bus. 24 line. The power line might be shared among one more sub-blocks. So, we can [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | exynos5422-dmc.txt | 12 - compatible: Should be "samsung,exynos5422-dmc". 13 - clocks : list of clock specifiers, must contain an entry for each 14 required entry in clock-names for CLK_FOUT_SPLL, CLK_MOUT_SCLK_SPLL, 17 - clock-names : should include "fout_spll", "mout_sclk_spll", "ff_dout_spll2", 20 - devfreq-events : phandles for PPMU devices connected to this DMC. 21 - vdd-supply : phandle for voltage regulator which is connected. 22 - reg : registers of two CDREX controllers. 23 - operating-points-v2 : phandle for OPPs described in v2 definition. 24 - device-handle : phandle of the connected DRAM memory device. For more 27 - devfreq-events : phandles of the PPMU events used by the controller. [all …]
|
H A D | samsung,exynos5422-dmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/samsung,exynos5422-dmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 - Krzysztof Kozlowski <krzk@kernel.org> 13 - Lukasz Luba <lukasz.luba@arm.com> 27 - const: samsung,exynos5422-dmc 29 clock-names: 31 - const: fout_spll 32 - const: mout_sclk_spll [all …]
|
H A D | rockchip,rk3399-dmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Brian Norris <briannorris@chromium.org> 15 - rockchip,rk3399-dmc 17 devfreq-events: 21 Documentation/devicetree/bindings/devfreq/event/rockchip,dfi.yaml. 26 clock-names: 28 - const: dmc_clk [all …]
|
/freebsd-src/sys/contrib/device-tree/Bindings/devfreq/ |
H A D | exynos-bus.txt | 4 and sub-blocks in SoC. Most Exynos SoCs share the common architecture 9 is able to measure the current load of sub-blocks. 11 The Exynos SoC includes the various sub-blocks which have the each AXI bus. 13 power line. The power line might be shared among one more sub-blocks. 14 So, we can divide into two type of device as the role of each sub-block. 16 - parent bus device 17 - passive bus device 26 VDD_xxx |--- A block (parent) 27 |--- B block (passive) 28 |--- C block (passive) [all …]
|
H A D | rk3399_dmc.txt | 4 - compatible: Must be "rockchip,rk3399-dmc". 5 - devfreq-events: Node to get DDR loading, Refer to 6 Documentation/devicetree/bindings/devfreq/event/ 7 rockchip-dfi.txt 8 - clocks: Phandles for clock specified in "clock-names" property 9 - clock-names : The name of clock used by the DFI, must be 11 - operating-points-v2: Refer to Documentation/devicetree/bindings/opp/opp-v2.yaml 13 - center-supply: DMC supply node. 14 - status: Marks the node enabled/disabled. 15 - rockchip,pmu: Phandle to the syscon managing the "PMU general register [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm/samsung/ |
H A D | exynos4412-odroid-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Common definition for Hardkernel's Exynos4412 based ODROID-X/X2/U2/U3 boards 7 #include <dt-bindings/sound/samsung-i2s.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/clock/maxim,max77686.h> 11 #include "exynos4412-ppmu-common.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include "exynos-mfc-reserved-memory.dtsi" 22 stdout-path = &serial_1; 26 compatible = "samsung,secure-firmware"; [all …]
|
H A D | exynos4412-itop-scp-core.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 13 #include <dt-bindings/clock/samsung,s2mps11.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/input/input.h> 17 #include "exynos4412-ppmu-common.dtsi" 18 #include "exynos-mfc-reserved-memory.dtsi" 31 compatible = "samsung,secure-firmware"; 35 fixed-rate-clocks { 37 compatible = "samsung,clock-xxti"; 38 clock-frequency = <0>; [all …]
|
H A D | exynos5422-odroid-core.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel Odroid XU3/XU3-Lite/XU4/HC1 boards core device tree source 6 * Copyright (c) 2013-2017 Samsung Electronics Co., Ltd. 10 #include <dt-bindings/clock/samsung,s2mps11.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 14 #include "exynos5422-cpus.dtsi" 27 stdout-path = "serial2:115200n8"; 31 compatible = "samsung,secure-firmware"; 35 fixed-rate-clocks { [all …]
|
H A D | exynos3250-rinato.dts | 1 // SPDX-License-Identifier: GPL-2.0 12 /dts-v1/; 14 #include "exynos4412-ppmu-common.dtsi" 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/gpio/gpio.h> 17 #include <dt-bindings/clock/samsung,s2mps11.h> 22 chassis-type = "watch"; 31 stdout-path = &serial_1; 40 compatible = "samsung,secure-firmware"; 44 gpio-keys { [all …]
|
H A D | exynos4412-p4note.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 * Based on exynos4412-midas.dtsi. 10 /dts-v1/; 12 #include "exynos4412-ppmu-common.dtsi" 14 #include <dt-bindings/clock/maxim,max77686.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-binding [all...] |
H A D | exynos4212-tab3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include "exynos4412-ppmu-common.dtsi" 12 #include "exynos-mfc-reserved-memory.dtsi" 13 #include <dt-binding [all...] |
H A D | exynos4412-midas.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 12 /dts-v1/; 14 #include "exynos4412-ppmu-common.dtsi" 16 #include <dt-bindings/gpio/gpio.h> 17 #include <dt-bindings/input/input.h> 18 #include <dt-bindings/interrupt-controller/irq.h> 19 #include <dt-bindings/clock/maxim,max77686.h> 20 #include "exynos-pinctrl.h" 34 stdout-path = &serial_2; 38 compatible = "samsung,secure-firmware"; [all …]
|
H A D | exynos3250-monk.dts | 1 // SPDX-License-Identifier: GPL-2.0 12 /dts-v1/; 14 #include "exynos4412-ppmu-common.dtsi" 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/gpio/gpio.h> 17 #include <dt-bindings/clock/samsung,s2mps11.h> 34 compatible = "samsung,secure-firmware"; 38 gpio-keys { 39 compatible = "gpio-keys"; 41 power-key { [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/exynos/ |
H A D | exynos5433-tm2-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 11 /dts-v1/; 13 #include <dt-bindings/clock/samsung,s2mps11.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/interrupt-controller/irq.h> 17 #include <dt-bindings/sound/samsung-i2s.h> 48 stdout-path = &serial_1; 56 gpio-keys { 57 compatible = "gpio-keys"; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3399.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd 6 #include "rk3399-base.dtsi" 9 cluster0_opp: opp-table-0 { 10 compatible = "operating-points-v2"; 11 opp-share [all...] |