/freebsd-src/sys/contrib/device-tree/Bindings/arm/ |
H A D | qcom,coresight-remote-etm.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/arm/qcom,coresight-remote-etm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Coresight Remote ETM(Embedded Trace Macrocell) 10 - Jinlong Mao <quic_jinlmao@quicinc.com> 11 - Tao Zhang <quic_taozha@quicinc.com> 14 Support for ETM trace collection on remote processor using coresight 15 framework. Enabling this will allow turning on ETM tracing on remote 17 via coresight TMC sinks. [all …]
|
H A D | arm,coresight-etm.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/arm/arm,coresight-etm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Arm CoreSight Embedded Trace MacroCell 10 - Mathieu Poirier <mathieu.poirier@linaro.org> 11 - Mike Leach <mike.leach@linaro.org> 12 - Leo Yan <leo.yan@linaro.org> 13 - Suzuki K Poulose <suzuki.poulose@arm.com> 16 CoreSight components are compliant with the ARM CoreSight architecture [all …]
|
H A D | coresight.txt | 1 * CoreSight Components: 3 CoreSight components are compliant with the ARM CoreSight architecture 8 sink. Each CoreSight component device should use these properties to describe 11 * Required properties for all components *except* non-configurable replicators 12 and non-configurable funnels: 16 - Embedded Trace Buffer (version 1.0): 17 "arm,coresight-etb10", "arm,primecell"; 19 - Trace Port Interface Unit: 20 "arm,coresight-tpiu", "arm,primecell"; 22 - Trace Memory Controller, used for Embedded Trace Buffer(ETB), [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/hisilicon/ |
H A D | hi6220-coresight.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * dtsi file for Hisilicon Hi6220 coresight 14 compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; 17 clock-names = "apb_pclk"; 19 out-ports { 22 remote-endpoint = 28 in-ports { 31 remote-endpoint = 39 compatible = "arm,coresight-tmc", "arm,primecell"; 42 clock-names = "apb_pclk"; [all …]
|
H A D | hi3660-coresight.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 * dtsi for Hisilicon Hi3660 Coresight 6 * Copyright (C) 2016-2018 HiSilicon Ltd. 14 etm@ecc40000 { 15 compatible = "arm,coresight-etm4x", "arm,primecell"; 18 clock-names = "apb_pclk"; 21 out-ports { 24 remote-endpoint = 31 etm@ecd40000 { 32 compatible = "arm,coresight-etm4x", "arm,primecell"; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/sprd/ |
H A D | sc9863a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 8 #include <dt-bindings/clock/sprd,sc9863a-clk.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 #address-cell [all...] |
H A D | sc9836.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT) 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #address-cells = <2>; 16 #size-cells = <0>; 20 compatible = "arm,cortex-a5 [all...] |
H A D | sc9860.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/gpio/gpio.h> 15 #address-cells = <2>; 16 #size-cell [all...] |
H A D | ums512.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/sprd,ums512-clk.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 interrupt-parent = <&gic>; 13 #address-cell [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm64/arm/ |
H A D | juno-base.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "juno-clocks.dtsi" 3 #include "juno-motherboard.dtsi" 11 compatible = "arm,armv7-timer-mem"; 13 clock-frequency = <50000000>; 14 #address-cells = <1>; 15 #size-cell [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/arm/ |
H A D | vexpress-v2p-ca15_a7.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 * Cortex-A15_A7 MPCore (V2P-CA15_A7) 8 * HBI-0249A 11 /dts-v1/; 12 #include "vexpress-v2m-rs1.dtsi" 15 model = "V2P-CA15_CA [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sm6115.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 #include <dt-bindings/clock/qcom,gcc-sm6115.h> 7 #include <dt-bindings/clock/qcom,sm6115-dispcc.h> 8 #include <dt-binding [all...] |
H A D | msm8916.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 6 #include <dt-bindings/arm/coresight-cti-dt.h> 7 #include <dt-binding [all...] |
H A D | msm8998.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-msm8998.h> 6 #include <dt-bindings/clock/qcom,gpucc-msm899 [all...] |
H A D | msm8996.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2015, The Linux Foundation. All rights reserved. 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,gcc-msm899 [all...] |
H A D | sc7180.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 5 * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved. 8 #include <dt-bindings/clock/qcom,dispcc-sc7180.h> 9 #include <dt-bindings/clock/qcom,gcc-sc7180.h> 10 #include <dt-binding [all...] |
H A D | sm8150.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved. 7 #include <dt-bindings/dma/qcom-gpi.h> 8 #include <dt-bindings/firmware/qcom,scm.h> 9 #include <dt-bindings/interrupt-controlle [all...] |
H A D | sm8250.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 8 #include <dt-binding [all...] |
H A D | sdm845.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/clock/qcom,camcc-sdm845.h> 9 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 10 #include <dt-bindings/clock/qcom,gcc-sdm845.h> 11 #include <dt-binding [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/qcom/ |
H A D | qcom-apq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 5 #include <dt-bindings/clock/qcom,lcc-msm8960.h> 6 #include <dt-bindings/reset/qcom,gcc-msm896 [all...] |
H A D | qcom-msm8974.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/interconnect/qcom,msm8974.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/clock/qcom,gcc-msm897 [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/ti/omap/ |
H A D | omap3-beagle-xm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 11 compatible = "ti,omap3-beagle-xm", "ti,omap3630", "ti,omap3"; 15 cpu0-supply = <&vcc>; 32 #clock-cells = <0>; 33 compatible = "fixed-clock"; 34 clock-frequency = <26000000>; 37 led-controller-1 { 38 compatible = "gpio-leds"; [all …]
|
H A D | omap3-beagle.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 11 compatible = "ti,omap3-beagle", "ti,omap3430", "ti,omap3"; 15 cpu0-supply = <&vcc>; 30 compatible = "gpio-leds"; 31 led-pmu-stat { 36 led-heartbeat { 38 gpios = <&gpio5 22 GPIO_ACTIVE_HIGH>; /* 150 -> D6 LED */ 39 linux,default-trigger = "heartbeat"; [all …]
|
/freebsd-src/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | imx8mq.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de> 7 #include <dt-bindings/clock/imx8mq-clock.h> 8 #include <dt-bindings/power/imx8mq-power.h> 9 #include <dt-bindings/reset/imx8mq-rese [all...] |
/freebsd-src/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx7d.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 7 #include <dt-bindings/reset/imx7-reset.h> 18 clock-frequency = <996000000>; 19 operating-points-v2 = <&cpu0_opp_table>; 20 #cooling-cells = <2>; 21 nvmem-cells = <&fuse_grade>; 22 nvmem-cell-names = "speed_grade"; 26 compatible = "arm,cortex-a7"; 29 clock-frequency = <996000000>; 30 operating-points-v2 = <&cpu0_opp_table>; [all …]
|