Home
last modified time | relevance | path

Searched +full:audio +full:- +full:controller (Results 1 – 25 of 789) sorted by relevance

12345678910>>...32

/freebsd-src/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-g12.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-g12-common.dtsi"
8 #include <dt-bindings/clock/axg-audio-clkc.h>
9 #include <dt-binding
63 audio: bus@42000 { global() label
[all...]
H A Dmeson-sm1.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-g12-common.dtsi"
8 #include <dt-bindings/clock/axg-audio-clkc.h>
9 #include <dt-binding
143 audio: bus@60000 { global() label
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/sound/
H A Drockchip-max98090.txt4 - compatible: "rockchip,rockchip-audio-max98090"
5 - rockchip,model: The user-visible name of this sound complex
6 - rockchip,i2s-controller: The phandle of the Rockchip I2S controller that's
10 - rockchip,audio-codec: The phandle of the MAX98090 audio codec.
11 - rockchip,headset-codec: The phandle of Ext chip for jack detection. This is
12 required if there is rockchip,audio-codec.
13 - rockchip,hdmi-codec: The phandle of HDMI device for HDMI codec.
17 /* For max98090-only board. */
19 compatible = "rockchip,rockchip-audio-max98090";
20 rockchip,model = "ROCKCHIP-I2S";
[all …]
H A Dsnow.txt1 Audio Binding for Snow boards
4 - compatible : Can be one of the following,
5 "google,snow-audio-max98090" or
6 "google,snow-audio-max98091" or
7 "google,snow-audio-max98095"
8 - samsung,i2s-controller (deprecated): The phandle of the Samsung I2S controller
9 - samsung,audio-codec (deprecated): The phandle of the audio codec
11 Required sub-nodes:
13 - 'cpu' subnode with a 'sound-dai' property containing the phandle of the I2S
14 controller
[all …]
H A Dimx-audio-es8328.txt1 Freescale i.MX audio complex with ES8328 codec
4 - compatible : "fsl,imx-audio-es8328"
5 - model : The user-visible name of this sound complex
6 - ssi-controller : The phandle of the i.MX SSI controller
7 - jack-gpio : Optional GPIO for headphone jack
8 - audio-amp-supply : Power regulator for speaker amps
9 - audio-codec : The phandle of the ES8328 audio codec
10 - audio-routing : A list of the connections between audio components.
17 * audio-amp
34 - mux-int-port : The internal port of the i.MX audio muxer (AUDMUX)
[all …]
H A Datmel-sam9x5-wm8731-audio.txt1 * Atmel at91sam9x5ek wm8731 audio complex
4 - compatible: "atmel,sam9x5-wm8731-audio"
5 - atmel,model: The user-visible name of this sound complex.
6 - atmel,ssc-controller: The phandle of the SSC controller
7 - atmel,audio-codec: The phandle of the WM8731 audio codec
8 - atmel,audio-routing: A list of the connections between audio components.
12 Available audio endpoints for the audio-routing table:
23 compatible = "atmel,sam9x5-wm8731-audio";
27 atmel,audio-routing =
33 atmel,ssc-controller = <&ssc0>;
[all …]
H A Darmada-370db-audio.txt1 Device Tree bindings for the Armada 370 DB audio
4 These Device Tree bindings are used to describe the audio complex
9 * compatible: must be "marvell,a370db-audio"
11 * marvell,audio-controller: a phandle that points to the audio
12 controller of the Armada 370 SoC.
14 * marvell,audio-codec: a set of three phandles that points to:
16 1/ the analog audio codec connected to the Armada 370 SoC
23 compatible = "marvell,a370db-audio";
24 marvell,audio-controller = <&audio_controller>;
25 marvell,audio-codec = <&audio_codec &spdif_out &spdif_in>;
H A Dmvebu-audio.txt1 * mvebu (Kirkwood, Dove, Armada 370) audio controller
5 - compatible:
6 "marvell,kirkwood-audio" for Kirkwood platforms
7 "marvell,dove-audio" for Dove platforms
8 "marvell,armada370-audio" for Armada 370 platforms
9 "marvell,armada-380-audio" for Armada 38x platforms
11 - reg: physical base address of the controller and length of memory mapped
13 With "marvell,armada-380-audio" two other regions are required:
14 first of those is dedicated for Audio PLL Configuration registers
15 (named "pll_regs") and the second one ("soc_ctrl") - for register
[all …]
H A Datmel-at91sam9g20ek-wm8731-audio.txt1 * Atmel at91sam9g20ek wm8731 audio complex
4 - compatible: "atmel,at91sam9g20ek-wm8731-audio"
5 - atmel,model: The user-visible name of this sound complex.
6 - atmel,audio-routing: A list of the connections between audio components.
7 - atmel,ssc-controller: The phandle of the SSC controller
8 - atmel,audio-codec: The phandle of the WM8731 audio codec
10 - pinctrl-names, pinctrl-0: Please refer to pinctrl-bindings.txt
14 compatible = "atmel,at91sam9g20ek-wm8731-audio";
15 pinctrl-names = "default";
16 pinctrl-0 = <&pinctrl_pck0_as_mck>;
[all …]
H A Dimx-audio-sgtl5000.txt1 Freescale i.MX audio complex with SGTL5000 codec
5 - compatible : "fsl,imx-audio-sgtl5000"
7 - model : The user-visible name of this sound complex
9 - ssi-controller : The phandle of the i.MX SSI controller
11 - audio-codec : The phandle of the SGTL5000 audio codec
13 - audio-routing : A list of the connections between audio components.
35 - mux-int-port : The internal port of the i.MX audio muxer (AUDMUX)
37 - mux-ext-port : The external port of the i.MX audio muxer
45 compatible = "fsl,imx51-babbage-sgtl5000",
46 "fsl,imx-audio-sgtl5000";
[all …]
H A Dnvidia,tegra-audio-wm8753.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-wm8753"
5 - clocks : Must contain an entry for each entry in clock-names.
6 See ../clocks/clock-bindings.txt for details.
7 - clock-names : Must include the following entries:
8 - pll_a
9 - pll_a_out0
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
11 - nvidia,model : The user-visible name of this sound complex.
12 - nvidia,audio-routing : A list of the connections between audio components.
[all …]
H A Dnvidia,tegra-audio-sgtl5000.txt1 NVIDIA Tegra audio complex, with SGTL5000 CODEC
4 - compatible : "nvidia,tegra-audio-sgtl5000"
5 - clocks : Must contain an entry for each entry in clock-names.
6 See ../clocks/clock-bindings.txt for details.
7 - clock-names : Must include the following entries:
8 - pll_a
9 - pll_a_out0
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
11 - nvidia,model : The user-visible name of this sound complex.
12 - nvidia,audio-routing : A list of the connections between audio components.
[all …]
H A Dnvidia,tegra-audio-alc5632.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-alc5632"
5 - clocks : Must contain an entry for each entry in clock-names.
6 See ../clocks/clock-bindings.txt for details.
7 - clock-names : Must include the following entries:
8 - pll_a
9 - pll_a_out0
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
11 - nvidia,model : The user-visible name of this sound complex.
12 - nvidia,audio-routing : A list of the connections between audio components.
[all …]
H A Dsamsung,tm2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
H A Dmediatek,mt7986-afe.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mediatek,mt7986-afe.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek AFE PCM controller for MT7986
10 - Maso Huang <maso.huang@mediatek.com>
15 - const: mediatek,mt7986-afe
16 - items:
17 - enum:
18 - mediatek,mt7981-afe
[all …]
H A Dnvidia,tegra-audio-max98090.txt1 NVIDIA Tegra audio complex, with MAX98090 CODEC
4 - compatible : "nvidia,tegra-audio-max98090"
5 - clocks : Must contain an entry for each entry in clock-names.
6 See ../clocks/clock-bindings.txt for details.
7 - clock-names : Must include the following entries:
8 - pll_a
9 - pll_a_out0
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
11 - nvidia,model : The user-visible name of this sound complex.
12 - nvidia,audio-routing : A list of the connections between audio components.
[all …]
H A Dnvidia,tegra-audio-rt5640.txt1 NVIDIA Tegra audio complex, with RT5640 CODEC
4 - compatible : "nvidia,tegra-audio-rt5640"
5 - clocks : Must contain an entry for each entry in clock-names.
6 See ../clocks/clock-bindings.txt for details.
7 - clock-names : Must include the following entries:
8 - pll_a
9 - pll_a_out0
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
11 - nvidia,model : The user-visible name of this sound complex.
12 - nvidia,audio-routing : A list of the connections between audio components.
[all …]
H A Ddavinci-evm-audio.txt1 * Texas Instruments SoC audio setups with TLV320AIC3X Codec
4 - compatible : "ti,da830-evm-audio" : forDM365/DA8xx/OMAPL1x/AM33xx
5 - ti,model : The user-visible name of this sound complex.
6 - ti,audio-codec : The phandle of the TLV320AIC3x audio codec
7 - ti,mcasp-controller : The phandle of the McASP controller
8 - ti,audio-routing : A list of the connections between audio components.
14 - ti,codec-clock-rate : The Codec Clock rate (in Hz) applied to the Codec.
15 - clocks : Reference to the master clock
16 - clock-names : The clock should be named "mclk"
17 - Either codec-clock-rate or the codec-clock reference has to be defined. If
[all …]
H A Dsamsung,smdk5250.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung SMDK5250 audio complex with WM8994 codec
10 - Krzysztof Kozlowski <krzk@kernel.org>
11 - Sylwester Nawrocki <s.nawrocki@samsung.com>
15 const: samsung,smdk-wm8994
17 samsung,audio-codec:
18 description: Phandle to the audio codec.
21 samsung,i2s-controller:
[all …]
H A Dnvidia,tegra-audio-trimslice.txt1 NVIDIA Tegra audio complex for TrimSlice
4 - compatible : "nvidia,tegra-audio-trimslice"
5 - clocks : Must contain an entry for each entry in clock-names.
6 - clock-names : Must include the following entries:
10 - nvidia,i2s-controller : The phandle of the Tegra I2S1 controller
11 - nvidia,audio-codec : The phandle of the WM8903 audio codec
16 compatible = "nvidia,tegra-audio-trimslice";
17 nvidia,i2s-controller = <&tegra_i2s1>;
18 nvidia,audio-codec = <&codec>;
20 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Datmel-wm8904.txt1 Atmel ASoC driver with wm8904 audio codec complex
4 - compatible: "atmel,asoc-wm8904"
5 - atmel,model: The user-visible name of this sound complex.
6 - atmel,audio-routing: A list of the connections between audio components.
31 - atmel,ssc-controller: The phandle of the SSC controller
32 - atmel,audio-codec: The phandle of the WM8904 audio codec
35 - pinctrl-names, pinctrl-0: Please refer to pinctrl-bindings.txt
39 compatible = "atmel,asoc-wm8904";
40 pinctrl-names = "default";
41 pinctrl-0 = <&pinctrl_pck0_as_mck>;
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/reset/
H A Damlogic,meson-axg-audio-arb.txt1 * Amlogic audio memory arbiter controller
3 The Amlogic Audio ARB is a simple device which enables or
4 disables the access of Audio FIFOs to DDR on AXG based SoC.
7 - compatible: 'amlogic,meson-axg-audio-arb' or
8 'amlogic,meson-sm1-audio-arb'
9 - reg: physical base address of the controller and length of memory
11 - clocks: phandle to the fifo peripheral clock provided by the audio
12 clock controller.
13 - #reset-cells: must be 1.
17 arb: reset-controller@280 {
[all …]
H A Damlogic,meson-axg-audio-arb.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/reset/amlogic,meson-axg-audio-arb.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Amlogic audio memory arbiter controller
11 - Jerome Brunet <jbrunet@baylibre.com>
13 description: The Amlogic Audio ARB is a simple device which enables or disables
14 the access of Audio FIFOs to DDR on AXG based SoC.
19 - amlogic,meson-axg-audio-arb
20 - amlogic,meson-sm1-audio-arb
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/clock/
H A Dclk-s5pv210-audss.txt1 * Samsung Audio Subsystem Clock Controller
3 The Samsung Audio Subsystem clock controller generates and supplies clocks
4 to Audio Subsystem block available in the S5PV210 and compatible SoCs.
8 - compatible: should be "samsung,s5pv210-audss-clock".
9 - reg: physical base address and length of the controller's register set.
11 - #clock-cells: should be 1.
13 - clocks:
14 - hclk: AHB bus clock of the Audio Subsystem.
15 - xxti: Optional fixed rate PLL reference clock, parent of mout_audss. If
18 - fout_epll: Input PLL to the AudioSS block, parent of mout_audss.
[all …]
H A Dmarvell,mmp2-audio-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/marvell,mmp2-audio-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Marvell MMP2 Audio Clock Controller
10 - Lubomir Rintel <lkundrak@v3.sk>
13 The audio clock controller generates and supplies the clocks to the audio
20 <dt-bindings/clock/marvell,mmp2-audio.h>.
25 - marvell,mmp2-audio-clock
32 - description: Audio subsystem clock
[all …]

12345678910>>...32