Home
last modified time | relevance | path

Searched full:ldo_reg9 (Results 1 – 25 of 40) sorted by relevance

12

/freebsd-src/sys/contrib/device-tree/Bindings/regulator/
H A Dact8865-regulator.txt20 SUDCDC_REG4, LDO_REG9 and LDO_REG10 do not have separate supplies.
27 - inl2-supply: The input supply for REG8 and LDO_REG9
48 LDO_REG8, LDO_REG9, LDO_REG10,
H A Dactive-semi,act8600.yaml64 "^(SUDCDC_REG4|LDO_REG9|LDO_REG10)$":
127 LDO_REG9 {
/freebsd-src/sys/contrib/device-tree/Bindings/mfd/
H A Drockchip,rk818.yaml85 The input supply for LDO_REG9 and SWITCH_REG.
274 vdd_io_sd: LDO_REG9 {
H A Drk808.txt60 - vcc7-supply: The input supply for LDO_REG7, LDO_REG8, LDO_REG9
89 - vcc9-supply: The input supply for LDO_REG9 and SWITCH_REG
450 vcc_cam: LDO_REG9 {
H A Drockchip,rk817.yaml89 The input supply for LDO_REG7, LDO_REG8, and LDO_REG9.
370 vcc_cam: LDO_REG9 {
H A Drockchip,rk809.yaml77 The input supply for LDO_REG7, LDO_REG8, and LDO_REG9.
/freebsd-src/sys/dev/iicbus/pmic/rockchip/
H A Drk817.c228 .name = "LDO_REG9",
417 .name = "LDO_REG9",
/freebsd-src/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3326-odroid-go2-v11.dts92 vcc_wifi: LDO_REG9 {
H A Dpx30-ringneck.dtsi271 vcca_1v8: LDO_REG9 {
H A Drk3568-radxa-cm3i.dtsi314 vcca1v8_image: LDO_REG9 {
H A Drk3566-radxa-cm3.dtsi283 vcc2v8_dvp: LDO_REG9 {
H A Drk3326-anbernic-rg351m.dtsi322 vcc_wifi: LDO_REG9 {
H A Drk3399pro-vmarc-som.dtsi256 vcc_sd: LDO_REG9 {
H A Drk3568-fastrhino-r66s.dtsi324 vcca1v8_image: LDO_REG9 {
H A Drk3566-lubancat-1.dts379 vcca1v8_image: LDO_REG9 {
H A Drk3568-nanopi-r5s.dtsi386 vcca1v8_image: LDO_REG9 {
H A Dpx30-evb.dts373 vcc1v5_dvp: LDO_REG9 {
H A Drk3326-odroid-go.dtsi425 LDO_REG9 {
H A Drk3568-roc-pc.dts425 vcca1v8_image: LDO_REG9 {
H A Drk3399-pinephone-pro.dts369 vccio_sd: LDO_REG9 {
/freebsd-src/sys/contrib/device-tree/src/arm/rockchip/
H A Drv1126-edgeble-neu2.dtsi227 vcc3v3_sd: LDO_REG9 {
H A Drv1126-sonoff-ihost.dtsi226 vcc3v3_sd: LDO_REG9 {
H A Drk3288-phycore-som.dtsi299 vdd_io_sd: LDO_REG9 {
/freebsd-src/sys/contrib/device-tree/src/mips/ingenic/
H A Dgcw0.dts304 LDO_REG9 {
H A Dci20.dts345 vrtc_18: LDO_REG9 {

12