Searched full:harts (Results 1 – 9 of 9) sorted by relevance
/freebsd-src/sys/contrib/device-tree/Bindings/interrupt-controller/ |
H A D | riscv,cpu-intc.txt | 23 a PLIC interrupt property will typically list the HLICs for all present HARTs
|
H A D | sifive,plic-1.0.0.txt | 10 in an 4 core system with 2-way SMT, you have 8 harts and probably at least two
|
H A D | sifive,plic-1.0.0.yaml | 18 in an 4 core system with 2-way SMT, you have 8 harts and probably at least two
|
/freebsd-src/sys/contrib/device-tree/Bindings/timer/ |
H A D | sifive,clint.yaml | 17 lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local
|
/freebsd-src/sys/contrib/device-tree/Bindings/riscv/ |
H A D | cpus.yaml | 24 having four harts.
|
/freebsd-src/sys/riscv/riscv/ |
H A D | mp_machdep.c | 354 KASSERT(hart < MAXCPU, ("Too many harts.")); in cpu_init_fdt()
|
H A D | pmap.c | 3351 * Sync the i-cache on all harts before updating the PTE in pmap_enter_l2() 3771 * Sync the i-cache on all harts before updating the PTE in pmap_unwire() 5138 * RISC-V harts, the writing hart has to execute a data FENCE in sysctl_kmaps_check() 5139 * before requesting that all remote RISC-V harts execute a in sysctl_kmaps_check()
|
/freebsd-src/sys/contrib/device-tree/Bindings/cpu/ |
H A D | idle-states.yaml | 55 On RISC-V systems, the HARTs (or CPUs) [6] can be put in platform specific
|
/freebsd-src/contrib/one-true-awk/testdir/ |
H A D | bib | 8868 Ten fat oxen, and twenty oxen out of the pastures, and an hundred sheep, beside harts, and roebucks… 20317 And from the daughter of Zion all her beauty is departed: her princes are become like harts that fi…
|