Home
last modified time | relevance | path

Searched full:cm2 (Results 1 – 17 of 17) sorted by relevance

/freebsd-src/contrib/bearssl/src/symcipher/
H A Daes_ct_ctrcbc.c139 uint32_t cm0, cm1, cm2, cm3; in br_aes_ct_ctrcbc_mac() local
148 cm2 = br_dec32le((unsigned char *)cbcmac + 8); in br_aes_ct_ctrcbc_mac()
158 q[4] = cm2 ^ br_dec32le(buf + 8); in br_aes_ct_ctrcbc_mac()
167 cm2 = q[4]; in br_aes_ct_ctrcbc_mac()
175 br_enc32le((unsigned char *)cbcmac + 8, cm2); in br_aes_ct_ctrcbc_mac()
193 uint32_t cm0, cm1, cm2, cm3; in br_aes_ct_ctrcbc_encrypt() local
215 cm2 = br_dec32le((unsigned char *)cbcmac + 8); in br_aes_ct_ctrcbc_encrypt()
244 q[5] = cm2; in br_aes_ct_ctrcbc_encrypt()
276 cm2 ^= q[4]; in br_aes_ct_ctrcbc_encrypt()
281 cm2 = q[4] ^ q[5]; in br_aes_ct_ctrcbc_encrypt()
[all …]
H A Daes_ct64_ctrcbc.c134 uint32_t cm0, cm1, cm2, cm3; in br_aes_ct64_ctrcbc_mac() local
142 cm2 = br_dec32le((unsigned char *)cbcmac + 8); in br_aes_ct64_ctrcbc_mac()
152 w[2] = cm2 ^ br_dec32le(buf + 8); in br_aes_ct64_ctrcbc_mac()
163 cm2 = w[2]; in br_aes_ct64_ctrcbc_mac()
171 br_enc32le((unsigned char *)cbcmac + 8, cm2); in br_aes_ct64_ctrcbc_mac()
189 uint32_t cm0, cm1, cm2, cm3; in br_aes_ct64_ctrcbc_encrypt() local
212 cm2 = br_dec32le((unsigned char *)cbcmac + 8); in br_aes_ct64_ctrcbc_encrypt()
242 w[6] = cm2; in br_aes_ct64_ctrcbc_encrypt()
278 cm2 ^= w[2]; in br_aes_ct64_ctrcbc_encrypt()
283 cm2 = w[2] ^ w[6]; in br_aes_ct64_ctrcbc_encrypt()
[all …]
/freebsd-src/usr.bin/units/
H A Ddefinitions.units663 equivalentphot cd/pi-cm2
664 erg cm2-gm/sec2
714 lambert cd/pi-cm2
716 langley cal/cm2
760 phot lumen/cm2
816 stilb cd/cm2
/freebsd-src/sys/arm/ti/omap4/
H A Domap4_prcm_clks.c138 * Address offsets from the CM2 memory region to the top level clock control
167 {"ti,omap4-cm2", (uintptr_t)CM2_INSTANCE},
1086 /* We need the CM_L3INIT_HSUSBTLL_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_activate()
1121 /* We need the CM_L3INIT_HSUSBHOST_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_activate()
1195 /* We need the CM_L3INIT_HSUSBTLL_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_deactivate()
1224 /* We need the CM_L3INIT_HSUSBHOST_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_deactivate()
1285 /* We need the CM_L3INIT_HSUSBTLL_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_accessible()
1290 /* We need the CM_L3INIT_HSUSBHOST_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_accessible()
1342 /* We need the CM_L3INIT_HSUSBHOST_CLKCTRL register in CM2 register set */ in omap4_clk_hsusbhost_set_source()
/freebsd-src/sys/contrib/device-tree/Bindings/arm/omap/
H A Dprcm.txt19 "ti,omap4-cm2"
/freebsd-src/sys/contrib/device-tree/Bindings/cache/
H A Dbaikal,bt1-l2-ctl.yaml15 tune the MIPS P5600 CM2 L2 cache performance up. In particular it's possible
/freebsd-src/sys/contrib/device-tree/Bindings/clock/
H A Dti-clkctrl.txt32 &cm2 {
/freebsd-src/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dbaikal,bt1-l2-ctl.yaml15 tune the MIPS P5600 CM2 L2 cache performance up. In particular it's possible
/freebsd-src/contrib/ofed/libibumad/
H A Dumad_sa.h118 /* CM2 bits */
/freebsd-src/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3566-soquartz-blade.dts90 * i2c4 is exposed on CM2 / Module1B - to PI40
H A Drk3566-soquartz-cm4.dts94 * i2c4 is exposed on CM2 / Module1B - to PI40
H A Drk3566-soquartz-model-a.dts117 * i2c4 is exposed on CM2 / Module1B - to PI40
H A Drk3566-soquartz.dtsi442 * i2c4 is exposed on CM2 / Module1B
/freebsd-src/sys/arm/ti/
H A Dti_prcm.c107 { "ti,omap4-cm2", TI_OMAP4_CM2 },
/freebsd-src/sys/contrib/device-tree/src/arm/ti/omap/
H A Domap4-l4.dtsi122 cm2: cm2@0 { label
123 compatible = "ti,omap4-cm2", "simple-bus";
H A Domap44xx-clocks.dtsi1202 &cm2 {
/freebsd-src/crypto/heimdal/lib/wind/
H A DNormalizationTest.txt2225 33A0;33A0;33A0;0063 006D 0032;0063 006D 0032; # (㎠; ㎠; ㎠; cm2; cm2; ) SQUARE CM SQUARED