Home
last modified time | relevance | path

Searched +full:3 +full:- +full:d (Results 1 – 25 of 1112) sorted by relevance

12345678910>>...45

/llvm-project/llvm/test/MC/AArch64/SME/
H A Dst1d.s1 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
2 // RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3 // RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
4 // RUN: | FileCheck %s --check-prefix=CHECK-ERROR
5 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
6 // RUN: | llvm-objdump -d --mattr=+sme - | FileCheck %s --check-prefix=CHECK-INST
7 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
8 // RUN: | llvm-objdump -d --mattr=-sme - | FileCheck %s --check-prefix=CHECK-UNKNOWN
9 // Disassemble encoding and check the re-encoding (-show-encoding) matches.
10 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
[all …]
H A Dld1d.s1 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
2 // RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3 // RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
4 // RUN: | FileCheck %s --check-prefix=CHECK-ERROR
5 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
6 // RUN: | llvm-objdump -d --mattr=+sme - | FileCheck %s --check-prefix=CHECK-INST
7 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
8 // RUN: | llvm-objdump -d --mattr=-sme - | FileCheck %s --check-prefix=CHECK-UNKNOWN
9 // Disassemble encoding and check the re-encoding (-show-encoding) matches.
10 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
[all …]
/llvm-project/lld/test/ELF/
H A Dppc64-got-to-pcrel-relaxation.s2 # RUN: llvm-mc -filetype=obj -triple=powerpc64le %s -o %t1.o
3 # RUN: llvm-mc -filetype=obj -triple=powerpc64le %p/Inputs/ppc64-got-to-pcrel-relaxation-def.s -o %…
4 # RUN: ld.lld --shared %t2.o -o %t2.so --soname=t2
5 # RUN: ld.lld %t1.o %t2.o -o %t
6 # RUN: ld.lld %t1.o %t2.so -o %ts
7 # RUN: ld.lld %t1.o %t2.o -o %tn --no-pcrel-optimize
8 # RUN: llvm-objdump -d --no-show-raw-insn %t | FileCheck %s --check-prefix=CHECK-S
9 # RUN: llvm-objdump -d --no-show-raw-insn %ts | FileCheck %s --check-prefix=CHECK-D
10 # RUN: llvm-objdump -d --no-show-raw-insn %tn | FileCheck %s --check-prefix=CHECK-D
12 # RUN: llvm-mc -filetype=obj -triple=powerpc64 %s -o %t1.o
[all …]
/llvm-project/llvm/test/tools/llvm-mca/AArch64/Exynos/
H A Dasimd-st1.s2 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m3 -resource-pressure=false -noalias=false …
3 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m4 -resource-pressure=false -noalias=false …
4 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m5 -resource-pressure=false -noalias=false …
12 st1 {v0.d}[0], [sp]
13 st1 {v0.2d}, [sp]
14 st1 {v0.2d, v1.2d}, [sp]
15 st1 {v0.2d, v1.2d, v2.2d}, [sp]
16 st1 {v0.2d, v1.2d, v2.2d, v3.2d}, [sp]
24 st1 {v0.d}[0], [sp], #8
25 st1 {v0.2d}, [sp], #16
[all …]
H A Dasimd-ld2.s2 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m3 -resource-pressure=false < %s | FileChec…
3 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m4 -resource-pressure=false < %s | FileChec…
4 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m5 -resource-pressure=false < %s | FileChec…
10 ld2 {v0.d, v1.d}[0], [sp]
11 ld2r {v0.2d, v1.2d}, [sp]
12 ld2 {v0.2d, v1.2d}, [sp]
18 ld2 {v0.d, v1.d}[0], [sp], #16
19 ld2r {v0.2d, v1.2d}, [sp], #16
20 ld2 {v0.2d, v1.2d}, [sp], #32
26 ld2 {v0.d, v1.d}[0], [sp], x0
[all …]
H A Dasimd-ld1.s2 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m3 -resource-pressure=false < %s | FileChec…
3 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m4 -resource-pressure=false < %s | FileChec…
4 # RUN: llvm-mca -mtriple=aarch64-linux-gnu -mcpu=exynos-m5 -resource-pressure=false < %s | FileChec…
13 ld1 {v0.d}[0], [sp]
14 ld1r {v0.2d}, [sp]
15 ld1 {v0.2d}, [sp]
16 ld1 {v0.2d, v1.2d}, [sp]
17 ld1 {v0.2d, v1.2d, v2.2d}, [sp]
18 ld1 {v0.2d, v1.2d, v2.2d, v3.2d}, [sp]
27 ld1 {v0.d}[0], [sp], #8
[all …]
/llvm-project/llvm/test/tools/llvm-mca/AArch64/Neoverse/
H A DV2-forwarding.s2 …lvm-mca -mtriple=aarch64 -mcpu=neoverse-v2 -mattr=+sve2-aes,+sve2-sha3,+sve2-sm4 --instruction-inf…
4 # LLVM-MCA-BEGIN madd
9 # LLVM-MCA-END
11 # LLVM-MCA-BEGIN smaddl
16 # LLVM-MCA-END
18 # LLVM-MCA-BEGIN fmadd
25 # LLVM-MCA-END
27 # LLVM-MCA-BEGIN saba
32 # LLVM-MCA-END
34 # LLVM-MCA-BEGIN sdot
[all …]
H A DN1-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=neoverse-n1 -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
H A DN2-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=neoverse-n2 -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
H A DV2-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=neoverse-v2 -mattr=+aes,+sha3,+sm4 -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v
[all...]
/llvm-project/llvm/test/MC/AArch64/SME2/
H A Dmova.s1 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
2 // RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3 // RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
4 // RUN: | FileCheck %s --check-prefix=CHECK-ERROR
5 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
6 // RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+sme2 - | FileCheck %s --check-prefix=C…
7 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
8 // RUN: | llvm-objdump --no-print-imm-hex -d --mattr=-sme2 - | FileCheck %s --check-prefix=C…
9 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
10 // RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
[all …]
H A Dldnt1d.s1 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
2 // RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3 // RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
4 // RUN: | FileCheck %s --check-prefix=CHECK-ERROR
5 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
6 // RUN: | llvm-objdump -d --mattr=+sme2 --no-print-imm-hex - \
7 // RUN: | FileCheck %s --check-prefix=CHECK-INST
8 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
9 // RUN: | llvm-objdump -d --mattr=-sme2 --no-print-imm-hex - \
10 // RUN: | FileCheck %s --check-prefix=CHECK-UNKNOWN
[all …]
H A Dst1d.s1 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
2 // RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3 // RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
4 // RUN: | FileCheck %s --check-prefix=CHECK-ERROR
5 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
6 // RUN: | llvm-objdump -d --mattr=+sme2 --no-print-imm-hex - | FileCheck %s --check-prefix=C…
7 // RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
8 // RUN: | llvm-objdump -d --mattr=-sme2 --no-print-imm-hex - | FileCheck %s --check-prefix=C…
9 // RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
10 // RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
[all …]
/llvm-project/llvm/test/tools/llvm-mca/AArch64/Ampere/Ampere1B/
H A Dneon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=ampere1b -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
/llvm-project/llvm/test/CodeGen/PowerPC/
H A Daix-prefixed-instruction-boundary.mir1 # RUN: llc -verify-machineinstrs -mcpu=pwr4 -mtriple powerpc-ibm-aix-xcoff -x mir -verify-machinein…
2 # RUN: -xcoff-traceback-table=false -start-before=ppc-branch-select -filetype=obj -o %t.o < %s
3 # RUN: llvm-objdump -D -r --mcpu=pwr10 %t.o | FileCheck --check-prefix=DIS %s
5 ---
6 name: aix-prefixed-instruction-boundary
10 - { reg: '$x3', virtual-reg: '' }
46 # DIS: 00000000 <.aix-prefixed-instruction-boundary>:
47 # DIS-NEXT: 0: 38 60 00 02 li 3, 2
48 # DIS-NEXT: 4: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0
49 # DIS-NEXT: c: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0
[all …]
/llvm-project/clang/test/Analysis/
H A Dcfg-rich-constructors.cpp1 // RUN: %clang_analyze_cc1 -analyzer-checker=debug.DumpCFG -triple x86_64-apple-darwin12 -std=c++11…
2 // RUN: FileCheck --input-file=%t -check-prefixes=CHECK,CXX11,CXX11-ELIDE %s
3 // RUN: %clang_analyze_cc1 -analyzer-checker=debug.DumpCFG -triple x86_64-apple-darwin12 -std=c++17…
4 // RUN: FileCheck --input-file=%t -check-prefixes=CHECK,CXX17 %s
5 // RUN: %clang_analyze_cc1 -analyzer-checker=debug.DumpCFG -triple x86_64-apple-darwin12 -std=c++11…
6 // RUN: FileCheck --input-file=%t -check-prefixes=CHECK,CXX11,CXX11-NOELIDE %s
7 // RUN: %clang_analyze_cc1 -analyzer-checker=debug.DumpCFG -triple x86_64-apple-darwin12 -std=c++17…
8 // RUN: FileCheck --input-file=%t -check-prefixes=CHECK,CXX17 %s
27 // CHECK-NEXT: 2: (CXXConstructExpr, [B1.3], C)
28 // CHECK-NEXT: 3: new C([B1.2])
[all …]
/llvm-project/llvm/test/tools/llvm-mca/AArch64/A64FX/
H A DA64FX-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=a64fx -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
/llvm-project/llvm/test/tools/llvm-mca/AArch64/Cortex/
H A DA510-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=cortex-a510 -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
H A DA55-neon-instructions.s2 # RUN: llvm-mca -mtriple=aarch64 -mcpu=cortex-a55 -instruction-tables < %s | FileCheck %s
6 abs v0.2d, v0.2d
14 addhn v0.2s, v0.2d, v0.2d
18 addhn2 v0.4s, v0.2d, v0.2d
20 addp v0.2d, v0.2d, v0.2d
57 cmle v0.2d, v0.2d, 0
65 dup v0.2d,x28
72 ext v0.16b, v0.16b, v0.16b, #3
73 ext v0.8b, v0.8b, v0.8b, #3
77 fabs v0.2d, v0.2d
[all …]
/llvm-project/libcxx/test/std/containers/views/mdspan/extents/
H A Dtypes.pass.cpp1 //===----------
57 constexpr size_t D = std::dynamic_extent; test() local
[all...]
H A DCtorTestCombinations.h1 //===----------
61 constexpr size_t D = std::dynamic_extent; test() local
[all...]
/llvm-project/llvm/test/CodeGen/AArch64/
H A Dcomplex-deinterleaving-add-mull-fixed-fast.ll2 ; RUN: llc < %s --mattr=+complxnum,+neon -o - | FileCheck %s
8 ; CHECK-LABEL: mull_add:
10 ; CHECK-NEXT: fcmla v4.2d, v0.2d, v2.2d, #0
11 ; CHECK-NEXT: fcmla v5.2d, v1.2d, v3.2d, #0
12 ; CHECK-NEXT: fcmla v4.2d, v0.2d, v2.2d, #90
13 ; CHECK-NEXT: fcmla v5.2d, v1.2d, v3.2d, #90
14 ; CHECK-NEXT: mov v0.16b, v4.16b
15 ; CHECK-NEXT: mov v1.16b, v5.16b
16 ; CHECK-NEXT: ret
19 %strided.vec28 = shufflevector <4 x double> %a, <4 x double> poison, <2 x i32> <i32 1, i32 3>
[all …]
H A Dcomplex-deinterleaving-add-mull-fixed-contract.ll2 ; RUN: llc < %s --mattr=+complxnum,+neon -o - | FileCheck %s
8 ; CHECK-LABEL: mull_add:
10 ; CHECK-NEXT: zip2 v4.2d, v2.2d, v3.2d
11 ; CHECK-NEXT: zip2 v5.2d, v0.2d, v1.2d
12 ; CHECK-NEXT: zip1 v0.2d, v0.2d, v1.2d
13 ; CHECK-NEXT: zip1 v2.2d, v2.2d, v3.2d
14 ; CHECK-NEXT: fmul v1.2d, v5.2d, v4.2d
15 ; CHECK-NEXT: fmul v3.2d, v0.2d, v4.2d
16 ; CHECK-NEXT: fneg v1.2d, v1.2d
17 ; CHECK-NEXT: fmla v3.2d, v2.2d, v5.2d
[all …]
H A Dvector-popcnt-128-ult-ugt.ll2 ; RUN: llc < %s -mtriple=aarch64-unknown- | FileCheck %s
5 ; CHECK-LABEL: ugt_1_v16i8:
7 ; CHECK-NEXT: movi v1.16b, #1
8 ; CHECK-NEXT: cnt v0.16b, v0.16b
9 ; CHECK-NEXT: cmhi v0.16b, v0.16b, v1.16b
10 ; CHECK-NEXT: ret
12 …%3 = icmp ugt <16 x i8> %2, <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 …
13 %4 = sext <16 x i1> %3 to <16 x i8>
18 ; CHECK-LABEL: ult_2_v16i8:
20 ; CHECK-NEXT: movi v1.16b, #2
[all …]
/llvm-project/llvm/test/MC/Mips/
H A Dtarget-soft-float.s1 # RUN: not llvm-mc %s -triple=mips-unknown-linux -mcpu=mips32 -mattr=+soft-float 2>&1 |\
2 # RUN: FileCheck %s --check-prefi
[all...]

12345678910>>...45