Home
last modified time | relevance | path

Searched +full:0 +full:x5000000 (Results 1 – 16 of 16) sorted by relevance

/freebsd-src/sys/contrib/device-tree/Bindings/phy/
H A Dti,phy-j721e-wiz.yaml61 If GPIO is active, lane 0 and lane 1 of SERDES will be swapped to
90 const: 0
113 "^pll[0|1]-refclk$":
126 const: 0
157 const: 0
166 "^serdes@[0-9a-f]+$":
210 assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
214 ranges = <0x5000000 0x5000000 0x10000>;
218 #clock-cells = <0>;
224 clocks = <&k3_clks 293 0>, <&dummy_cmn_refclk1>;
[all …]
/freebsd-src/sys/contrib/device-tree/src/arm/marvell/
H A Darmada-385-linksys-rango.dts20 wan_amber@0 {
22 reg = <0x0>;
27 reg = <0x1>;
32 reg = <0x5>;
37 reg = <0x6>;
42 reg = <0x7>;
47 reg = <0x8>;
52 reg = <0x9>;
89 partition@0 {
91 reg = <0x0000000 0x200000>; /* 2MiB */
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/mtd/
H A Dhisi504-nand.txt31 reg = <0x4020000 0x10000>, <0x5000000 0x1000>;
32 interrupts = <0 379 4>;
40 partition@0 {
42 reg = <0x00000000 0x00400000>;
/freebsd-src/sys/contrib/device-tree/Bindings/display/msm/
H A Dgpu.txt54 reg = <0xfdb00000 0x10000>;
67 iommus = <&gpu_iommu 0>;
74 reg = <0xfdd00000 0x2000>,
75 <0xfec00000 0x180000>;
87 gpu_sram: gpu-sram@0 {
88 reg = <0x0 0x100000>;
89 ranges = <0 0 0xfec00000 0x100000>;
103 reg = <0x5000000 0x40000>, <0x509e000 0x10>;
115 iommus = <&adreno_smmu 0>;
H A Dgpu.yaml32 - pattern: '^qcom,adreno-[0-9a-f]{8}$'
38 - pattern: '^qcom,adreno-[3-7][0-9][0-9]\.[0-9]+$'
44 - pattern: '^amd,imageon-200\.[0-1]$'
149 pattern: '^qcom,adreno-[3-5][0-9][0-9]\.[0-9]+$'
225 pattern: '^qcom,adreno-[67][0-9][0
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/qcom/
H A Dmsm8916-longcheer-l8910.dts34 pinctrl-0 = <&spk_ext_pa_default>;
43 pinctrl-0 = <&camera_front_flash_default>;
57 pinctrl-0 = <&gpio_keys_default>;
71 led-0 {
78 pinctrl-0 = <&button_backlight_default>;
86 pinctrl-0 = <&usb_id_default>;
95 reg = <0x30>;
97 #size-cells = <0>;
102 pinctrl-0 = <&status_led_default>;
110 #size-cells = <0>;
[all...]
H A Dmsm8916-longcheer-l8150.dts30 * It must be loaded at 0x8b600000. Unfortunately, this also means that
31 * mpss_mem does not fit when loaded to the typical address at 0x86800000.
35 * boot when placed at 0x8a800000 to 0x8e800000.
42 reg = <0x0 0x8b600000 0x0 0x600000>;
47 reg = <0x0 0x8e80000
[all...]
H A Dmsm8916-alcatel-idol347.dts33 reg = <0x0 0x86680000 0x0 0x160000>;
44 pinctrl-0 = <&gpio_keys_default>;
59 pinctrl-0 = <&gpio_leds_default>;
61 led-0 {
75 pinctrl-0 = <&headphones_avdd_default>;
83 pinctrl-0 = <&usb_id_default>;
92 reg = <0x10>;
96 pinctrl-0 = <&headphones_pdn_default>;
98 #sound-dai-cells = <0>;
103 reg = <0x34>;
[all …]
H A Dsm8450.dtsi39 #clock-cells = <0>;
45 #clock-cells = <0>;
52 #size-cells = <0>;
54 CPU0: cpu@0 {
57 reg = <0x0 0x0>;
62 qcom,freq-domain = <&cpufreq_hw 0>;
64 clocks = <&cpufreq_hw 0>;
81 reg = <0x0 0x10
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/allwinner/
H A Dsunxi-d1s-t113.dtsi21 #clock-cells = <0>;
39 reg = <0x2000000 0x800>;
150 reg = <0x2001000 0x1000>;
161 reg = <0x2009000 0x400>;
172 reg = <0x2031000 0x400>;
181 #sound-dai-cells = <0>;
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-j721e-main.dtsi15 #clock-cells = <0>;
17 clock-frequency = <0>;
21 #clock-cells = <0>;
23 clock-frequency = <0>;
30 reg = <0x0 0x70000000 0x0 0x800000>;
33 ranges = <0x0 0x
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-ls1088a.dtsi27 #size-cells = <0>;
30 cpu0: cpu@0 {
33 reg = <0x0>;
34 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
42 reg = <0x1>;
43 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
51 reg = <0x2>;
52 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
60 reg = <0x3>;
61 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all...]
H A Dfsl-ls208xa.dtsi33 #size-cells = <0>;
38 reg = <0x00000000 0x80000000 0 0x80000000>;
44 #clock-cells = <0>;
51 reg = <0x0 0x06000000 0 0x1000
[all...]
H A Dfsl-ls1028a.dtsi23 #size-cells = <0>;
25 cpu0: cpu@0 {
28 reg = <0x0>;
30 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
31 i-cache-size = <0xc000>;
34 d-cache-size = <0x8000>;
45 reg = <0x1>;
47 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
48 i-cache-size = <0xc000>;
51 d-cache-size = <0x800
[all...]
H A Dfsl-lx2160a.dtsi12 /memreserve/ 0x80000000 0x00010000;
26 #size-cells = <0>;
29 cpu0: cpu@0 {
33 reg = <0x0>;
34 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
35 d-cache-size = <0x8000>;
38 i-cache-size = <0xC000>;
50 reg = <0x1>;
51 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all...]
/freebsd-src/contrib/sqlite3/
H A Dsqlite3.c130 #define HAVE_LOG2 0
163 #define SQLITE_OS_OTHER 0
166 #define SQLITE_ENABLE_LOCKING_STYLE 0
170 #define OS_VXWORKS 0
213 ** value of 0 means that compiler is not being used. The
215 ** optimizations, and hence set all compiler macros to 0
227 # define GCC_VERSION 0
232 # define MSVC_VERSION 0
240 # if MSVC_VERSION==0 || MSVC_VERSION>=1800
243 # define SQLITE_HAVE_C99_MATH_FUNCS (0)
[all...]