/llvm-project/llvm/test/MC/Disassembler/AMDGPU/ |
H A D | gfx8_sopk.txt | 3 # CHECK: s_movk_i32 s5, 0x3141 ; encoding: [0x41,0x31,0x05,0xb0] 4 0x41,0x31,0x05,0xb0 6 # CHECK: s_movk_i32 s101, 0x3141 ; encoding: [0x41,0x31,0x65,0xb0] 7 0x41,0x31,0x65,0xb0 9 # CHECK: s_movk_i32 flat_scratch_lo, 0x3141 ; encoding: [0x41,0x31,0x66,0xb0] 10 0x41,0x31,0x66,0xb0 12 # CHECK: s_movk_i32 flat_scratch_hi, 0x3141 ; encoding: [0x41,0x31,0x67,0xb0] 13 0x41,0x31,0x67,0xb0 15 # CHECK: s_movk_i32 vcc_lo, 0x3141 ; encoding: [0x41,0x31,0x6a,0xb0] 16 0x41,0x31,0x6a,0xb0 [all …]
|
H A D | gfx9_sopk.txt | 3 # CHECK: s_movk_i32 s5, 0x3141 ; encoding: [0x41,0x31,0x05,0xb0] 4 0x41,0x31,0x05,0xb0 6 # CHECK: s_movk_i32 s101, 0x3141 ; encoding: [0x41,0x31,0x65,0xb0] 7 0x41,0x31,0x65,0xb0 9 # CHECK: s_movk_i32 flat_scratch_lo, 0x3141 ; encoding: [0x41,0x31,0x66,0xb0] 10 0x41,0x31,0x66,0xb0 12 # CHECK: s_movk_i32 flat_scratch_hi, 0x3141 ; encoding: [0x41,0x31,0x67,0xb0] 13 0x41,0x31,0x67,0xb0 15 # CHECK: s_movk_i32 vcc_lo, 0x3141 ; encoding: [0x41,0x31,0x6a,0xb0] 16 0x41,0x31,0x6a,0xb0 [all …]
|
H A D | gfx9_sopp.txt | 3 # CHECK: s_nop 0x3141 ; encoding: [0x41,0x31,0x80,0xbf] 4 0x41,0x31,0x80,0xbf 6 # CHECK: s_nop 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xbf] 7 0xd1,0xc1,0x80,0xbf 9 # CHECK: s_endpgm ; encoding: [0x00,0x00,0x81,0xbf] 10 0x00,0x00,0x81,0xbf 12 # CHECK: s_endpgm 1 ; encoding: [0x01,0x00,0x81,0xbf] 13 0x01,0x00,0x81,0xbf 15 # CHECK: s_endpgm 65535 ; encoding: [0xff,0xff,0x81,0xbf] 16 0xff,0xff,0x81,0xbf [all …]
|
H A D | gfx8_sopp.txt | 3 # CHECK: s_nop 0x3141 ; encoding: [0x41,0x31,0x80,0xbf] 4 0x41,0x31,0x80,0xbf 6 # CHECK: s_nop 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xbf] 7 0xd1,0xc1,0x80,0xbf 9 # CHECK: s_endpgm ; encoding: [0x00,0x00,0x81,0xbf] 10 0x00,0x00,0x81,0xbf 12 # CHECK: s_endpgm 1 ; encoding: [0x01,0x00,0x81,0xbf] 13 0x01,0x00,0x81,0xbf 15 # CHECK: s_endpgm 65535 ; encoding: [0xff,0xff,0x81,0xbf] 16 0xff,0xff,0x81,0xbf [all …]
|
H A D | gfx8-literal16.txt | 3 # VI: v_add_f16_e32 v1, 0.5, v3 ; encoding: [0xf0,0x06,0x02,0x3e] 4 0xf0 0x06 0x02 0x3e 6 # VI: v_add_f16_e32 v1, -0.5, v3 ; encoding: [0xf1,0x06,0x02,0x3e] 7 0xf1 0x06 0x02 0x3e 9 # VI: v_add_f16_e32 v1, 1.0, v3 ; encoding: [0xf2,0x06,0x02,0x3e] 10 0xf2 0x06 0x02 0x3e 12 # VI: v_add_f16_e32 v1, -1.0, v3 ; encoding: [0xf3,0x06,0x02,0x3e] 13 0xf3 0x06 0x02 0x3e 15 # VI: v_add_f16_e32 v1, 2.0, v3 ; encoding: [0xf4,0x06,0x02,0x3e] 16 0xf4 0x06 0x02 0x3e [all …]
|
/llvm-project/llvm/test/MC/AMDGPU/ |
H A D | gfx8_asm_sopk.s | 3 s_movk_i32 s5, 0x3141 4 // CHECK: [0x41,0x31,0x05,0xb0] 6 s_movk_i32 s101, 0x3141 7 // CHECK: [0x41,0x31,0x65,0xb0] 9 s_movk_i32 flat_scratch_lo, 0x3141 10 // CHECK: [0x41,0x31,0x66,0xb0] 12 s_movk_i32 flat_scratch_hi, 0x3141 13 // CHECK: [0x41,0x31,0x67,0xb0] 15 s_movk_i32 vcc_lo, 0x3141 16 // CHECK: [0x41,0x31,0x6a,0xb0] [all …]
|
H A D | gfx7_asm_sopk.s | 3 s_movk_i32 s5, 0x3141 4 // CHECK: [0x41,0x31,0x05,0xb0] 6 s_movk_i32 s103, 0x3141 7 // CHECK: [0x41,0x31,0x67,0xb0] 9 s_movk_i32 flat_scratch_lo, 0x3141 10 // CHECK: [0x41,0x31,0x68,0xb0] 12 s_movk_i32 flat_scratch_hi, 0x3141 13 // CHECK: [0x41,0x31,0x69,0xb0] 15 s_movk_i32 vcc_lo, 0x3141 16 // CHECK: [0x41,0x31,0x6a,0xb0] [all …]
|
H A D | gfx9_asm_sopk.s | 3 s_movk_i32 s5, 0x3141 4 // CHECK: [0x41,0x31,0x05,0xb0] 6 s_movk_i32 s101, 0x3141 7 // CHECK: [0x41,0x31,0x65,0xb0] 9 s_movk_i32 flat_scratch_lo, 0x3141 10 // CHECK: [0x41,0x31,0x66,0xb0] 12 s_movk_i32 flat_scratch_hi, 0x3141 13 // CHECK: [0x41,0x31,0x67,0xb0] 15 s_movk_i32 vcc_lo, 0x3141 16 // CHECK: [0x41,0x31,0x6a,0xb0] [all …]
|
H A D | gfx7_asm_sopp.s | 3 s_nop 0x3141 4 // CHECK: [0x41,0x31,0x80,0xbf] 6 s_nop 0xc1d1 7 // CHECK: [0xd1,0xc1,0x80,0xbf] 10 // CHECK: [0x00,0x00,0x81,0xbf] 13 // CHECK: [0x01,0x00,0x81,0xbf] 16 // CHECK: [0xff,0xff,0x81,0xbf] 19 // CHECK: [0x41,0x31,0x82,0xbf] 22 // CHECK: [0xd1,0xc1,0x82,0xbf] 25 // CHECK: [0x41,0x31,0x84,0xbf] [all …]
|
H A D | gfx9_asm_sopp.s | 3 s_nop 0x3141 4 // CHECK: [0x41,0x31,0x80,0xbf] 6 s_nop 0xc1d1 7 // CHECK: [0xd1,0xc1,0x80,0xbf] 10 // CHECK: [0x00,0x00,0x81,0xbf] 13 // CHECK: [0x01,0x00,0x81,0xbf] 16 // CHECK: [0xff,0xff,0x81,0xbf] 19 // CHECK: [0x41,0x31,0x82,0xbf] 22 // CHECK: [0xd1,0xc1,0x82,0xbf] 25 // CHECK: [0x00,0x00,0x83,0xbf] [all …]
|
H A D | gfx8_asm_sopp.s | 3 s_nop 0x3141 4 // CHECK: [0x41,0x31,0x80,0xbf] 6 s_nop 0xc1d1 7 // CHECK: [0xd1,0xc1,0x80,0xbf] 10 // CHECK: [0x00,0x00,0x81,0xbf] 13 // CHECK: [0x01,0x00,0x81,0xbf] 16 // CHECK: [0xff,0xff,0x81,0xbf] 19 // CHECK: [0x41,0x31,0x82,0xbf] 22 // CHECK: [0xd1,0xc1,0x82,0xbf] 25 // CHECK: [0x00,0x00,0x83,0xbf] [all …]
|
/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
H A D | arm64-logical.txt | 7 0x00 0x00 0x00 0x12 8 0x00 0x00 0x40 0x92 9 0x41 0x0c 0x00 0x12 10 0x41 0x0c 0x40 0x92 11 0xbf 0xec 0x7c 0x92 12 0x00 0x00 0x00 0x72 13 0x00 0x00 0x40 0xf2 14 0x41 0x0c 0x00 0x72 15 0x41 0x0c 0x40 0xf2 16 0x5f 0x0c 0x40 0xf2 [all …]
|
H A D | arm64-scalar-fp.txt | 8 0x41 0xc0 0xe0 0x1e 9 0x41 0xc0 0x20 0x1e 10 0x41 0xc0 0x60 0x1e 16 0x41 0x28 0xe3 0x1e 17 0x41 0x28 0x23 0x1e 18 0x41 0x28 0x63 0x1e 24 0x41 0x18 0xe3 0x1e 25 0x41 0x18 0x23 0x1e 26 0x41 0x18 0x63 0x1e 32 0x41 0x10 0xc3 0x1f [all …]
|
H A D | fullfp16-neg.txt | 4 [0x41,0xc0,0xe0,0x1e] 6 [0x41,0x28,0xe3,0x1e] 8 [0x41,0x18,0xe3,0x1e] 10 [0x41,0x10,0xc3,0x1f] 12 [0x41,0x48,0xe3,0x1e] 14 [0x41,0x68,0xe3,0x1e] 16 [0x41,0x58,0xe3,0x1e] 18 [0x41,0x78,0xe3,0x1e] 20 [0x41,0x90,0xc3,0x1f] 22 [0x41,0x08,0xe3,0x1e] [all …]
|
H A D | arm64-arithmetic.txt | 7 0x41 0x00 0x03 0x1a 8 0x41 0x00 0x03 0x9a 9 0x85 0x00 0x03 0x3a 10 0x85 0x00 0x03 0xba 17 0x41 0x00 0x03 0x5a 18 0x41 0x00 0x03 0xda 19 0x41 0x00 0x03 0x7a 20 0x41 0x00 0x03 0xfa 31 0x83 0x00 0x10 0x11 32 0x83 0x00 0x10 0x91 [all …]
|
H A D | armv8.1a-atomic.txt | 3 0x41,0x7c,0xa0,0x08 4 0x41,0x7c,0xe0,0x08 5 0x41,0xfc,0xa0,0x08 6 0x41,0xfc,0xe0,0x08 7 0x41,0x7c,0xa0,0x48 8 0x41,0x7c,0xe0,0x48 9 0x41,0xfc,0xa0,0x48 10 0x41,0xfc,0xe0,0x48 20 0x41,0x7c,0xa0,0x88 21 0x41,0x7c,0xe0,0x88 [all …]
|
H A D | armv8.9a-cssc.txt | 6 [0x20,0x20,0xc0,0xda] 9 [0x20,0x20,0xc0,0x5a] 12 [0x20,0x1c,0xc0,0xda] 15 [0x20,0x1c,0xc0,0x5a] 18 [0x20,0x18,0xc0,0xda] 21 [0x20,0x18,0xc0,0x5a] 25 [0x41,0x60,0xc3,0x9a] 28 [0x41,0x0c,0xc0,0x91] 31 [0x41,0x60,0xc3,0x1a] 34 [0x41,0x0c,0xc0,0x11] [all …]
|
/llvm-project/llvm/test/MC/AArch64/ |
H A D | arm64-fp-encoding.s | 14 ; FP16: fabs h1, h2 ; encoding: [0x41,0xc0,0xe0,0x1e] 17 ; CHECK: fabs s1, s2 ; encoding: [0x41,0xc0,0x20,0x1e] 18 ; CHECK: fabs d1, d2 ; encoding: [0x41,0xc0,0x60,0x1e] 24 ; FP16: fadd h1, h2, h3 ; encoding: [0x41,0x28,0xe3,0x1e] 27 ; CHECK: fadd s1, s2, s3 ; encoding: [0x41,0x28,0x23,0x1e] 28 ; CHECK: fadd d1, d2, d3 ; encoding: [0x41,0x28,0x63,0x1e] 34 ; FP16: fdiv h1, h2, h3 ; encoding: [0x41,0x18,0xe3,0x1e] 37 ; CHECK: fdiv s1, s2, s3 ; encoding: [0x41,0x18,0x23,0x1e] 38 ; CHECK: fdiv d1, d2, d3 ; encoding: [0x41,0x18,0x63,0x1e] 44 ; FP16: fmadd h1, h2, h3, h4 ; encoding: [0x41,0x10,0xc3,0x1f] [all …]
|
H A D | arm64-logical-encoding.s | 18 ; CHECK: and w0, w0, #0x1 ; encoding: [0x00,0x00,0x00,0x12] 19 ; CHECK: and x0, x0, #0x1 ; encoding: [0x00,0x00,0x40,0x92] 20 ; CHECK: and w1, w2, #0xf ; encoding: [0x41,0x0c,0x00,0x12] 21 ; CHECK: and x1, x2, #0xf ; encoding: [0x41,0x0c,0x40,0x92] 22 ; CHECK: and sp, x5, #0xfffffffffffffff0 ; encoding: [0xbf,0xec,0x7c,0x92] 23 ; CHECK: ands w0, w0, #0x1 ; encoding: [0x00,0x00,0x00,0x72] 24 ; CHECK: ands x0, x0, #0x1 ; encoding: [0x00,0x00,0x40,0xf2] 25 ; CHECK: ands w1, w2, #0xf ; encoding: [0x41,0x0c,0x00,0x72] 26 ; CHECK: ands x1, x2, #0xf ; encoding: [0x41,0x0c,0x40,0xf2] 28 eor w1, w2, #0x4000 [all …]
|
H A D | arm64-arithmetic-encoding.s | 13 ; CHECK: adc w1, w2, w3 ; encoding: [0x41,0x00,0x03,0x1a] 14 ; CHECK: adc x1, x2, x3 ; encoding: [0x41,0x00,0x03,0x9a] 15 ; CHECK: adcs w5, w4, w3 ; encoding: [0x85,0x00,0x03,0x3a] 16 ; CHECK: adcs x5, x4, x3 ; encoding: [0x85,0x00,0x03,0xba] 23 ; CHECK: sbc w1, w2, w3 ; encoding: [0x41,0x00,0x03,0x5a] 24 ; CHECK: sbc x1, x2, x3 ; encoding: [0x41,0x00,0x03,0xda] 25 ; CHECK: sbcs w1, w2, w3 ; encoding: [0x41,0x00,0x03,0x7a] 26 ; CHECK: sbcs x1, x2, x3 ; encoding: [0x41,0x00,0x03,0xfa] 33 add w3, w4, #1024, lsl #0 35 add x3, x4, #1024, lsl #0 [all …]
|
H A D | armv8.1a-atomic.s | 11 //CHECK: casb w0, w1, [x2] // encoding: [0x41,0x7c,0xa0,0x08] 12 //CHECK: casab w0, w1, [x2] // encoding: [0x41,0x7c,0xe0,0x08] 13 //CHECK: caslb w0, w1, [x2] // encoding: [0x41,0xfc,0xa0,0x08] 14 //CHECK: casalb w0, w1, [x2] // encoding: [0x41,0xfc,0xe0,0x08] 31 //CHECK: cash w0, w1, [x2] // encoding: [0x41,0x7c,0xa0,0x48] 32 //CHECK: casah w0, w1, [x2] // encoding: [0x41,0x7c,0xe0,0x48] 33 //CHECK: caslh w0, w1, [x2] // encoding: [0x41,0xfc,0xa0,0x48] 34 //CHECK: casalh w0, w1, [x2] // encoding: [0x41,0xfc,0xe0,0x48] 42 //CHECK: cas w0, w1, [x2] // encoding: [0x41,0x7c,0xa0,0x88] 43 //CHECK: casa w0, w1, [x2] // encoding: [0x41,0x7c,0xe0,0x88] [all …]
|
/llvm-project/llvm/test/MC/Disassembler/Mips/mt/ |
H A D | valid-r2.txt | 2 0x41 0x60 0x0b 0xc1 # CHECK: dmt 3 0x41 0x65 0x0b 0xc1 # CHECK: dmt $5 4 0x41 0x60 0x0b 0xe1 # CHECK: emt 5 0x41 0x64 0x0b 0xe1 # CHECK: emt $4 6 0x41 0x60 0x00 0x01 # CHECK: dvpe 7 0x41 0x66 0x00 0x01 # CHECK: dvpe $6 8 0x41 0x60 0x00 0x21 # CHECK: evpe 9 0x41 0x64 0x00 0x21 # CHECK: evpe $4 10 0x7c 0x65 0x10 0x08 # CHECK: fork $2, $3, $5 11 0x7c 0x80 0x00 0x09 # CHECK: yield $4 [all …]
|
H A D | valid-r2-el.txt | 2 0xc1 0x0b 0x60 0x41 # CHECK: dmt 3 0xc1 0x0b 0x65 0x41 # CHECK: dmt $5 4 0xe1 0x0b 0x60 0x41 # CHECK: emt 5 0xe1 0x0b 0x64 0x41 # CHECK: emt $4 6 0x01 0x00 0x60 0x41 # CHECK: dvpe 7 0x01 0x00 0x66 0x41 # CHECK: dvpe $6 8 0x21 0x00 0x60 0x41 # CHECK: evpe 9 0x21 0x00 0x64 0x41 # CHECK: evpe $4 10 0x08 0x10 0x65 0x7c # CHECK: fork $2, $3, $5 11 0x09 0x00 0x80 0x7c # CHECK: yield $4 [all …]
|
/llvm-project/llvm/test/MC/Mips/mt/ |
H A D | mftr-mttr-aliases.s | 5 mftc0 $4, $5 # CHECK: mftr $4, $5, 0, 0, 0 # encoding: [0x41,0x05,0x20,0x00] 6 mftc0 $6, $7, 1 # CHECK: mftr $6, $7, 0, 1, 0 # encoding: [0x41,0x07,0x30,0x01] 7 mftgpr $5, $9 # CHECK: mftr $5, $9, 1, 0, 0 # encoding: [0x41,0x09,0x28,0x20] 8 mftlo $3 # CHECK: mftr $3, $zero, 1, 1, 0 # encoding: [0x41,0x00,0x18,0x21] 9 mftlo $3, $ac0 # CHECK: mftr $3, $zero, 1, 1, 0 # encoding: [0x41,0x00,0x18,0x21] 10 mftlo $3, $ac1 # CHECK: mftr $3, $4, 1, 1, 0 # encoding: [0x41,0x04,0x18,0x21] 11 mftlo $3, $ac2 # CHECK: mftr $3, $8, 1, 1, 0 # encoding: [0x41,0x08,0x18,0x21] 12 mftlo $3, $ac3 # CHECK: mftr $3, $12, 1, 1, 0 # encoding: [0x41,0x0c,0x18,0x21] 13 mfthi $3, $ac0 # CHECK: mftr $3, $1, 1, 1, 0 # encoding: [0x41,0x01,0x18,0x21] 14 mfthi $3, $ac1 # CHECK: mftr $3, $5, 1, 1, 0 # encoding: [0x41,0x05,0x18,0x21] [all …]
|
H A D | valid.s | 3 dmt # CHECK: dmt # encoding: [0x41,0x60,0x0b,0xc1] 4 dmt $5 # CHECK: dmt $5 # encoding: [0x41,0x65,0x0b,0xc1] 5 emt # CHECK: emt # encoding: [0x41,0x60,0x0b,0xe1] 6 emt $4 # CHECK: emt $4 # encoding: [0x41,0x64,0x0b,0xe1] 7 dvpe # CHECK: dvpe # encoding: [0x41,0x60,0x00,0x01] 8 dvpe $6 # CHECK: dvpe $6 # encoding: [0x41,0x66,0x00,0x01] 9 evpe # CHECK: evpe # encoding: [0x41,0x60,0x00,0x21] 10 evpe $4 # CHECK: evpe $4 # encoding: [0x41,0x64,0x00,0x21] 11 fork $2, $3, $5 # CHECK: fork $2, $3, $5 # encoding: [0x7c,0x65,0x10,0x08] 12 yield $4 # CHECK: yield $4 # encoding: [0x7c,0x80,0x00,0x09] [all …]
|