Home
last modified time | relevance | path

Searched +full:0 +full:x1f80 (Results 1 – 9 of 9) sorted by relevance

/llvm-project/clang/lib/Lex/
H A DUnicodeCharSets.h3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
15 {0x0041, 0x005A}, {0x0061, 0x007A}, {0x00AA, 0x00AA},
16 {0x00B5, 0x00B5}, {0x00BA, 0x00BA}, {0x00C0, 0x00D6},
17 {0x00D8, 0x00F6}, {0x00F8, 0x02C1}, {0x02C6, 0x02D1},
18 {0x02E0, 0x02E4}, {0x02EC, 0x02EC}, {0x02EE, 0x02EE},
19 {0x0370, 0x0374}, {0x0376, 0x0377}, {0x037B, 0x037D},
20 {0x037F, 0x037F}, {0x0386, 0x0386}, {0x0388, 0x038A},
21 {0x038C, 0x038C}, {0x038E, 0x03A1}, {0x03A3, 0x03F5},
22 {0x03F7, 0x0481}, {0x048A, 0x052F}, {0x0531, 0x0556},
23 {0x0559, 0x0559}, {0x0560, 0x0588}, {0x05D0, 0x05EA},
[all …]
/llvm-project/llvm/test/tools/llvm-readtapi/Inputs/
H A Dmixed-swift-objc.yaml3 magic: 0xFEEDFACF
4 cputype: 0x1000007
5 cpusubtype: 0x3
6 filetype: 0x6
9 flags: 0x110085
10 reserved: 0x0
15 vmaddr: 0
17 fileoff: 0
22 flags: 0
26 addr: 0x1B30
[all …]
/llvm-project/llvm/test/CodeGen/X86/
H A Dvector-interleaved-load-i32-stride-5.ll20 ; SSE: # %bb.0:
26 ; SSE-NEXT: punpckldq {{.*#+}} xmm4 = xmm4[0],xmm3[0],xmm4[1],xmm3[1]
29 ; SSE-NEXT: punpckldq {{.*#+}} xmm5 = xmm5[0],xmm3[0],xmm5[1],xmm3[1]
33 ; SSE-NEXT: punpckldq {{.*#+}} xmm6 = xmm6[0],xmm2[0],xmm6[1],xmm2[1]
35 ; SSE-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
44 ; AVX: # %bb.0
[all...]
H A Dsse-intrinsics-fast-isel.ll15 ; SSE: # %bb.0:
16 ; SSE-NEXT: addps %xmm1, %xmm0 # encoding: [0x0f,0x58,0xc1]
17 ; SSE-NEXT: ret{{[l|q]}} # encoding: [0xc3]
20 ; AVX1: # %bb.0:
21 ; AVX1-NEXT: vaddps %xmm1, %xmm0, %xmm0 # encoding: [0xc5,0xf8,0x58,0xc
[all...]
/llvm-project/llvm/lib/Support/
H A DUnicode.cpp3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
28 // https://unicode.org/Public/15.1.0/ucdxml/ in isPrintable()
30 {0x0020, 0x007E}, {0x00A0, 0x00AC}, {0x00AE, 0x0377}, in isPrintable()
31 {0x037A, 0x037F}, {0x0384, 0x038A}, {0x038C, 0x038C}, in isPrintable()
32 {0x038E, 0x03A1}, {0x03A3, 0x052F}, {0x0531, 0x0556}, in isPrintable()
33 {0x0559, 0x058A}, {0x058D, 0x058F}, {0x0591, 0x05C7}, in isPrintable()
34 {0x05D0, 0x05EA}, {0x05EF, 0x05F4}, {0x0606, 0x061B}, in isPrintable()
35 {0x061D, 0x06DC}, {0x06DE, 0x070D}, {0x0710, 0x074A}, in isPrintable()
36 {0x074D, 0x07B1}, {0x07C0, 0x07FA}, {0x07FD, 0x082D}, in isPrintable()
37 {0x0830, 0x083E}, {0x0840, 0x085B}, {0x085E, 0x085E}, in isPrintable()
[all …]
/llvm-project/llvm/tools/llvm-exegesis/lib/X86/
H A DTarget.cpp3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
70 cl::cat(BenchmarkOptions), cl::init(0));
280 constexpr const int kDestOp = 0; in generateLEATemplatesCommon()
297 for (int LogScale = 0; LogScale <= 3; ++LogScale) { in generateLEATemplatesCommon()
299 for (const int Disp : {0, 42}) { in generateLEATemplatesCommon()
306 // SegmentReg must be 0 for LEA. in generateLEATemplatesCommon()
307 setMemOp(IT, 5, MCOperand::createReg(0)); in generateLEATemplatesCommon()
316 IT, 0, in generateLEATemplatesCommon()
321 CT.Config = formatv("{3}(%{0}, %{1}, {2})", RegInfo.getName(BaseReg), in generateLEATemplatesCommon()
385 // - `ST(0) in generateCodeTemplates()
[all...]
/llvm-project/clang/test/Index/
H A Dnested-binaryoperators.cpp3 return ((c >= 0x41 && c <= 0x5a) in foo()
4 || (c >= 0x61 && c <= 0x7a) in foo()
5 || (c >= 0xc0 && c <= 0xd6) in foo()
6 || (c >= 0xd8 && c <= 0xf6) in foo()
7 || (c >= 0xf8 && c <= 0xf in foo()
[all...]
/llvm-project/llvm/test/DebugInfo/NVPTX/
H A Ddebug-info.ll13 ; CHECK: .target sm_{{[0-9]+}}, debug
26 ; CHECK: .loc [[DEBUG_INFO_CU:[0-9]+]] 5 0
32 ; CHECK: .loc [[BUILTUIN_VARS_H:[0-9]+]] 78 180
62 define ptx_kernel void @_Z5saxpyifPfS_(i32 %n, float %a, ptr nocapture readonly %x, ptr nocapture %y) local_unnamed_addr #0 !dbg !566 {
68 %0 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #3, !dbg !579, !range !616
70 %mul = mul nuw nsw i32 %1, %0, !dbg !662
97 ; CHECK-DAG: .file {{[0-9]+}} "{{.*}}clang/include{{/|\\\\}}__clang_cuda_math_forward_declares.h"
98 ; CHECK-DAG: .file {{[0-9]+}} "{{.*}}/usr/local/cuda/include{{/|\\\\}}vector_types.h"
106 ; CHECK-NEXT: .b8 0
[all...]
/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
101 "x86-br-merging-likely-bias", cl::init(0),
133 MVT PtrVT = MVT::getIntegerVT(TM.getPointerSizeInBits(0)); in X86TargetLowering()
139 // X86-SSE is even stranger. It uses -1 or 0 for vector masks. in X86TargetLowering()
816 // Support fp16 0 immediate. in X86TargetLowering()
2750 return SDValue(Node, 0); in isTargetShuffleVariableMask()
2790 Ld->getValueSizeInBits(0) == 128 && Ld->getAlign() < Align(16)) in isOffsetSuitableForCodeModel()
2810 Ld->getValueSizeInBits(0) == EltVT.getScalarSizeInBits(); in isX86CCSigned()
2905 if (ReturnAddrIndex == 0) { in TranslateX86CC()
2937 return Offset >= 0; in hasFPCMov()
[all...]